



**Module: Electronics & Telecommunication, 5rd year
Hardware Acceleration
of Telecommunication Protocols**

Introduction

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

1



Communication with teachers

Paweł J. Rajda, PhD EE [pirajda@agh.edu.pl](mailto:prajda@agh.edu.pl)

Jerzy Kasperek PhD EE kasperek@agh.edu.pl

C-3, room 502, phone (12) 617 3980

<http://www.embedded.agh.edu.pl/fpga-embedded-systems/fpga-dydaktyka/przedmioty/>

The screenshot shows the website for the Embedded Systems Group at AGH. The top navigation bar includes links for 'Edytuj stronę | Embedded' and 'Przedmioty | Embedded'. Below the navigation is a search bar with the URL 'www.embedded.agh.edu.pl/fpga-embedded-systems/fpga-dydaktyka/przedmioty/'. The main content area features the title 'Communication with teachers' and contact information for Paweł J. Rajda and Jerzy Kasperek. It also displays the course URL. A photograph of a green printed circuit board (PCB) with various electronic components is shown. The PCB has several surface-mount components, including a central microcontroller and various sensors and connectors. At the bottom of the page, there is a sidebar with a list of courses ('PRZEDMIOTY') and a footer with copyright information.

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

2



Hardware Acceleration of Telecommunication Protocols

- Hardware Description Languages - VHDL Verilog
- PLD architectures (SPLD,CPLD,FPGA)
- Design methodology (AHDL/MATLAB/LabView)
- Verification techniques (TB,HES)
- DSP in FPGA
- Embedded systems „softprocesor” – MicroBlaze, Nios
- PLD telecomm applications (NetFPGA)
- High Level Synthesis (Impuls C)

Rajda & Kasperek © 2013 Katedra Elektroniki IET AGH

3



Lab

<http://www.embedded.agh.edu.pl/fpga-embedded-systems/fpga-dydaktyka/sprzet/>



DIGILENT®

Hardware examples

Nexys™ 3 Spartan-6 FPGA Board

Atlys™ Spartan-6 FPGA Development Board


Rajda & Kasperek © 2013 Katedra Elektroniki IET AGH

4



Lab

Project NetFPGA



Hardware

NetFPGA1G NetFPGA10G

Lab grading policy presence /tutorials/projects

Rajda & Kasperek © 2017 Katedra Elektroniki IET AGH

5




Today's agenda
VHDL a decalogue

- 1. VHDL – what for?**
- 2. VHDL – what's this?**
- 3. VHDL – how, where, when?**
- 4. VHDL – so what we have?**
- 5. VHDL – yesterday, today, tomorrow**
- 6. VHDL – standards**
- 7. VHDL – literature**
- 8. VHDL – sources**
- 9. VHDL – companies**
- 10. VHDL – Aldec: Active HDL**

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

6



http://spectrum.ieee.org/static/special-report-50-years-of-moores-law

50 years of Moore's Law

Fifty years ago this month, Gordon Moore forecast a bright future for electronics. His ideas were later distilled into a single organizing principle—Moore's Law—that has driven technology forward at a staggering clip. We have all benefited from this miraculous development, which has forcefully shaped our modern world.

In this special report, we find that the end won't be sudden and apocalyptic but rather gradual and complicated. Moore's Law truly is the gift that keeps on giving—and surprising, as well.

The Multiple Lives of Moore's Law
Why Gordon Moore's grand prediction has endured for 50 years
10 Mar

The Death of Moore's Law Will Spur Innovation
As transistors stop shrinking, open-source hardware will have its day
21 Mar

Moore's Law Is Still Slowing Down, But Its Energy Efficiency May Be Tough, But There's Still Room to Drive Down Power Consumption in Modern Computers
21 Mar

Gordon Moore: The Man Whose Name Means Progress
The visionary engineer reflects on 50 years of Moore's Law
30 Mar

Moore's Curse
There is a dark side to the revolution in electronics: unjustified technological expectations
10 Mar

Graphic: Transistor Production Has Reached Astronomical Scales
A look at Moore's Law in action
2 Apr

Q&A: Carver Mead
A longtime collaborator recalls the first time he met Gordon Moore
5 Apr

Opinion: What Kind of Thing Is Moore's Law?
The trend has more to do with collective behavior than the laws of nature
7 Apr

Opinion: Is This Really The Anniversary of Moore's Law?
Gordon Moore's path to his famous prediction
7 Apr

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST



VHDL – what for? Design complexity

Strong need for proper tool:


- | | | |
|------------------------|---------------------|-----------------------|
| • 1970 - INTEL 4004 | 4 engineers | ~1k transistors |
| • 1982 - INTEL 80286 | 20 engineers | ~100k transistors |
| • 1992 - INTEL PENTIUM | 100 engineers | ~3M transistors |
| • 20?? - ??? | ?00?? engineers ??? | ~150M transistors ??? |

Contemporary requirements:

- *hardware-software codesign*
- *design reuse*



Solution: HDL usage!
(VHDL, Verilog, ...)



Hardware Description Languages

AGH


- **PALASM**
- **ABEL**
- **CUPL**

- **VHDL**
- **VERILOG, System VERILOG**
- **C, C++, Handel-C, System-C, Impuls -C**
- **others...**



Hardware Description Languages

FPGA Design Language Adoption Trends



Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

© 2015 Mentor Graphics Corp. Company Confidential

www.mentor.com


Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

11



Hardware Description Languages

FPGA Verification Language Adoption Trends



Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

© 2015 Mentor Graphics Corp. Company Confidential

www.mentor.com

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

12




VHDL – what's this? Definition

AGH

VHDL - VH_{SIC} H_{ardware D}escription L_{anguage}

↳ Very High Speed Integrated Circuit



It is "a formal notation intended for use in all phases of the creation of electronic systems. (...) it supports the development, verification, synthesis, and testing of hardware designs, the communication of hardware design data ..."

[IEEE Standard VHDL Language Reference Manual]


Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

13



VHDL – how, where, when? Modeling


AGH



`Y <= '1' when A = "01" else '0';`


Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

14




Stim <= "10", "11" after 4 ns ...

Logic synthesis – (automatic) translation of textual hardware description into a structure of connections (netlist) between elementary functional blocks of target hardware platform (gates, flip-flops, memories & others...).




VHDL – how, where, when? Design phases




Average iterations between design and layout = 20

VHDL – how, where, when? System design flow



VHDL – how, where, when? Design process of digital hardware



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 19

VHDL – how, where, when? Basic design units

**entity
name**

```

entity COMPARE is
  port (A,B: in bit;
        C: out bit);
end COMPARE;
  
```

**architecture
style of name**

```

architecture BEHAVIORAL of COMPARE is
begin
  process (A,B)
  begin
    if (A=B) then
      C <='1';
    else
      C <='0';
    end if;
  end process;
end BEHAVIORAL;
  
```


Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 20



VHDL – examples Decoder

```
entity DECODER is
  port(D: in bit_vector (0 to 3);
       ZERO: out boolean;
       ONE: out boolean;
       EIGHT: out boolean;
       NINE: out boolean);
end DECODER;

architecture FIRST of DECODER is
begin
  ZERO <= (D="0000");
  ONE <= (D="0001");
  EIGHT <= (D="1000");
  NINE <= (D="1001");
end FIRST;
```



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

21




VHDL – examples Comparator

AGH

```
entity COMPARE is
  port(A,B: in bit_vector (0 to 7);
       EQL: out bit_vector (0 to 7));
end COMPARE;

architecture SECOND of COMPARE is
begin
  EQL <= not (A xor B);
end SECOND;
```

Fault ! →



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST


22



VHDL – examples Multiplexer

```
entity MPLEXER is
  port(D: in bit_vector (0 to 7);
       A: in integer range 0 to 7;
       X: out bit);
end MPLEXER;

architecture THIRD of MPLEXER is
begin
  X <= D(A);
end THIRD;
```



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

23




VHDL – examples Adder

AGH

```
use IEEE.STD_LOGIC_UNSIGNED.all;

entity SUM is
  port(A,B: in std_logic_vector (0 to 2);
       Cin: in std_logic;
       S: out std_logic_vector (0 to 2);
       Cout: out std_logic);
end SUM;

architecture FOURTH of SUM is
  signal V: std_logic_vector (0 to 3);
begin
  V <= A + B + Cin;
  S <= V(0 to 2);
  Cout <= V(3);
end FOURTH;
```




Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

24



VHDL – examples Counter

```
architecture FIFTH of COUNT is
begin
  process (C, CLR)
  begin
    if CLR='1' then
      Q := 0;
    elsif C='1' and C'event then
      if CE='1' then
        if Q = 9 then
          Q := 0;
        else
          Q := Q + 1;
        end if;
      end if;
    end process;
  end FIFTH;
```



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST


25



VHDL – examples Logic replication

```
entity REPLICATOR is
port (a: bit_vector (0 to 3);
      m: out bit_vector (0 to 3));
end REPLICATOR;

architecture SIXTH of REPLICATOR is
begin
  process (a)
    variable b: bit;
  begin
    b := '1';
    for i in 0 to 3 loop
      b := a(3-i) and b;
      m(i) <= b;
    end loop;
  end process;
end REPLICATOR;
```



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

26



VHDL – so what we have? Benefits

- Specification of the project independent of the technology
 - possibility of cooperation with many manufacturers
 - avoiding problems with technologies withdrawn
 - easy upgrades and improvements
- Low-level design automation
 - shorter development time
 - cost reduction
 - elimination of low-level errors
- Improvement of design quality
 - easy testing of optional technologies
 - verification of operation at high abstraction level
 - easy verification of implementations
 - modularity – easy design reuse



VHDL – yesterday

AGH

- 1980 DoD USA – start of the VHSIC technology program
(Very High Speed Integrated Circuits)
- 1981 Woods Hole, Massachusetts – conference on the proposition of the future HDL standard
- 1983 DoD sets VHDL foundations: – Intermetrics, TI & IBM consortium gathers contract
- 1984 version 6.0 ready
- 1985 exemption from ITAR restrictions (US International Traffic and Arm Regulation), VHDL 7.2 with references submitted to IEEE to the standardization and further development
- 1987 IEEE Std 1076 released
- 1993 IEEE Std 1076-1993 amendment released
- 2000 IEEE Std 1076a-1993 erratum released
- 2003 IEEE Std 1076-2003 amendment released
- 2005 taking the initiative by Accelera
- 2006 IEEE Std 1076-2006 amendment released
- 2008 IEEE Std 1076-2008 amendment released

The diagram illustrates the hierarchy of Accellera System Initiative design standards and initiatives, organized into three main vertical columns:

- SoC Integration** (Top Column):
 - IP-XACT
 - IP-Tagging
- Testbench** (Middle Column):
 - UCIS
 - UVM
 - SCE-MI
 - OVL
- Design** (Bottom Column):
 - System C
 - SV-AMS
 - UPF
 - SDF
 - OCI
 - VHDL
 - Verilog

VHDL – tomorrow

- Is hardware engineer still needed?
 - too small efficiency of the Von Neumann architecture
 - need of compensation of poor software performance by using the dedicated hardware
- Language: general or specific?
 - general (RTL)
 - close to the hardware implementation
 - architectural details included in the project
 - specific
 - close to the application (e.g. DSP: Matlab)
 - automatic generation of parallelized hardware
- Language: two approaches
 - new language, dedicated to the needs \Rightarrow adoption by users needed
 - adaptation of an existing language to the new context

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

30



VHDL – standards

AGH

- IEEE Std 1076/INT-1991, IEEE Standards Interpretations: IEEE Std 1076-1987 IEEE Standard VHDL Language Reference Manual
- IEEE Std 1076-1993, IEEE Standard VHDL Language Reference Manual
- IEEE Std 1076a-2000, Amendment to IEEE Std 1076-1993
- IEEE Std 1029.1-1998, IEEE Standard for VHDL Waveform and Vector Exchange (WAVES) to Support Design and Test Verification
- IEEE Std 1076.1-1999, IEEE Standard VHDL Analog and Mixed-Signal Extensions (VHDL-AMS)
- IEEE Std 1076.2-1996, IEEE Standard VHDL Mathematical Packages
- IEEE Std 1076.3-1997, IEEE Standard VHDL Synthesis Packages
- IEEE Std 1076.4-1995, IEEE Standard for VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification
- Approved draft of IEEE Std 1076.6-1999, IEEE Standard for VHDL Register Transfer Level Synthesis
- IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.1b-1994, Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1164-1993, IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

31



VHDL – literature

AGH

- „A Guide to VHDL”, S. Mazor, P. Langstraat
- „VHDL Analysis and Modelling of Digital Systems”, Z. Navabi
- „VHDL Hardware Description and Design”,
R. Lipsett, C. Schaefer, C. Ussery
- „The VHDL Cookbook”, P. J. Ashenden
- „VHDL programming: with advanced topics”, L. Baker
- „VHDL starter's guide”, S. Yalamanchili
- „VHDL for designers”, S. Sjoholm, L. Lindh
- „VHDL made easy!”, D. Pellerin, D. Taylor
- „VHDL answers to frequently asked questions”, B. Cohen
- „VHDL and AHDL digital systems implementation”, F. A. Scarpino
- „Active-VHDL Series BOOK#2 – EVITA Interactive Tutorial”,
J. Mirkowski, M. Kapustka, Z. Skowroński, A. Binisziewicz
- „VHDL: a logic synthesis approach”, D. Naylor, S. Jones

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

32



VHDL – Internet resources

- Discussion group: **comp.lang.vhdl** (little outdated ☺)
- EDA Industry Working Groups homepage: <http://www.eda.org/>
<http://www.edac.org/>
- Accellera: <http://www.accellera.org/>
- Design Automation Cafe: <http://www.dacafe.com/>
- SOC Central <http://www.soccentral.com/>
- Doulos High Level Design Web site: <http://www.doulos.com/>
- RASSP WWW site: <http://www.eda.org/rassp/>
- The Hamburg VHDL Archive:
<http://tams-www.informatik.uni-hamburg.de/research/vlsi/vhdl/>



VHDL – tutorials

AGH

- An Introductory VHDL Tutorial, Green Mountain Computing Systems: <http://www.gmvhdl.com/VHDL.html>
- Doulos High Level Design Web site; A Hardware Engineers Guide to VHDL: <http://www.doulos.com/hegv/index.htm>
- Interactive VHDL Tutorial from Aldec, Inc.:
<http://www.aldec.com/products/tutorials/>
- VHDL Verification Course by Stefan Doll:
<https://pl.scribd.com/document/48441518/Stefan-Doll-VHDL-Verification-Course-UPDATED>



VHDL – free IP cores


- OpenIP home page: <http://www.opencores.org/>
- The Hamburg VHDL archive: <http://tams-www.informatik.uni-hamburg.de/vhdl/index.php?content=06-models>
- Micron Technology, Inc. (memories): <http://www.micron.com/>
- VHDL Library of Arithmetic Units developed by R. Zmermann: http://www.iis.ee.ethz.ch/~zimmi/arith_lib.html



VHDL – EDA companies (products)

AGH

- Aldec (*Active-HDL, Riviera*)
- Altium (*Altium Designer*)
- Cadence Design Systems
- Mentor Graphics (*Model Technology: ModelSim*)
- Synopsys (*Synplicity: SynplifyPro*)
- Xilinx (*XST*)
- Altera (*Quartus*)
- Green Mountain Computing Systems (*Direct VHDL*)





VHDL – Aldec Inc.



- **Products**
 - Software (ActiveCAD, ActiveHDL)
 - Hardware-based Simulation Accelerators
 - IP Cores
- **Donation to the laboratory:**
 - Computers – 11xPC (former)
 - Software (ActiveHDL)
 - 20 sites license (*Professional Edition*)
 - *Student Edition*
 - HES accelerators
- **Department in Kraków!**




VHDL – Aldec Inc.



- Student traineeships
- Diploma theses (IP Cores)
 - µP/µC: PIC17C4x, PIC16C5x, 8051-SoC
 - peripheral: 8251-SIO, 8255-PIO, 8257-DMA, 8259-INT
 - interfaces: CAN, UART/IrDA, USB, I2S, PS/2, VGA, I2C, SD, ...
- telecom: Reed-Solomon, Viterbi, Utopia, DTMF, MP3, ADPCM, LDPC, Kasumi, ...
- Professional career

ActiveHDL – modules


Active-HDL™
Complete FPGA Verification Environment



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

39

ActiveHDL – modules




Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

40



ActiveHDL – Design Flow



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST

41



ActiveHDL – HDL editor


```
library IEEE;
use IEEE.std_logic_1164.all;

entity Decoder is
  port (
    Data: in STD_LOGIC_VECTOR (3 downto 0);
    Output: out STD_LOGIC_VECTOR (7 downto 0)
  );
end Decoder;


architecture Decoder of Decoder is
begin
  with Data select
    Output <= "00000000" when "0000",
              "10000000" when "0001",
              "01000000" when "0010",
              "00100000" when "0011",
              "00010000" when "0100",
              "00001000" when "0101",
              "00000100" when "0110",
              "00000010" when "0111",
              "00000001" when "1000",
              "11111111" when others;
end Decoder;
```

Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST



42




Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 43




Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 44





Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 47



Rajda & Kasperek © 2017 Dept. of Electronics, AGH UST 48

To be continued...

