



**Module: Electronics & Telecommunication, 5rd year
Hardware Acceleration
of Telecommunication Protocols**

Introduction

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

1



Communication with teachers

Paweł J. Rajda, PhD EE [pirajda@agh.edu.pl](mailto:prajda@agh.edu.pl)

Jerzy Kasperek PhD EE kasperek@agh.edu.pl

C-3, room 502, phone (12) 617 3980

<http://www.embedded.agh.edu.pl/fpga-embedded-systems/fpga-dydaktyka/przedmioty/>

The screenshot shows the website for the Embedded Systems Group at AGH. The header includes the AGH logo and navigation links for 'Edytuj stronę', 'Przedmioty', and 'Przedmioty'. Below the header, contact information for Paweł J. Rajda and Jerzy Kasperek is listed, along with their office location and phone number. A prominent link to the course page is provided. The main content area features a photograph of a complex green printed circuit board (FPGA development board) with various components like chips, capacitors, and connectors. Below the photo, the 'Embedded Systems Group' logo is displayed. The 'PRZEDMIOTY' section lists several courses, including 'WdE', 'LP', 'JOS', 'HDL', 'PSC', 'ZZPS', 'PUC', 'PLD', and 'MPMS'. A note indicates that courses are taught by the Embedded Systems Laboratory. The 'NAJNOWSZE WPISY' section contains news items about the laboratory's work. At the bottom of the page, there is a footer with links to 'Astronomia: CTA' and 'Narzędzia mroku'.

Przedmioty prowadzone przez pracownię Systemów Wbudowanych FPGA (wybór w lewym menu):

- **WdE:** Wprowadzenie do Elektroniki (E + EIT 1st)
- **LP:** Laboratorium Projektowe (EIT 1st)
- **JOS:** Języki Opisu Sprzętu (EIT zaoczne)
- **HDL:** Hardware Description Languages (EIT 1st)
- **PSC:** Projektowanie Systemów Cyfrowych (E 1st)
- **ZZPS:** Zaawansowane Zagadnienia Projektowania Systemów Cyfrowych (E + EIT 1st)
- **PUC:** Programowalne Uzgady Cyfrowe (T 2st) teraz pod nazwą **SAPT**: Sprzętowa akceleracja protokołów komunikacyjnych
- **PLD:** Programmable Logic Devices (T 2st) now **HATP**: Hardware Acceleration of Telecommunication Protocols
- **MPMS:** Metody Projektowania i Modelowania Systemów (E + EIT 2st)

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

2



Hardware Acceleration of Telecommunication Protocols

- Hardware Description Languages - VHDL Verilog
- PLD architectures (SPLD,CPLD,FPGA)
- Design methodology (AHDL/MATLAB/LabView)
- Verification techniques (TB,HES)
- DSP in FPGA
- Embedded systems „softprocesor” – MicroBlaze, Nios
- PLD telecomm applications (NetFPGA)
- High Level Synthesis (Impuls C)



Lab

<http://www.embedded.agh.edu.pl/fpga-embedded-systems/fpga-dydaktyka/sprzet/>



DIGILENT®

Hardware examples


Nexys™ 3 Spartan-6 FPGA Board

Atlys™ Spartan-6 FPGA Development Board

AGH Lab **Project NetFPGA**

Hardware
NetFPGA1G **NetFPGA10G**
Lab grading policy presence /tutorials/projects

Rajda & Kasperek © 2018 Katedra Elektroniki IET AGH 5



Today's agenda

VHDL a decalogue

- 1. VHDL – what for?**
- 2. VHDL – what's this?**
- 3. VHDL – how, where, when?**
- 4. VHDL – so what we have?**
- 5. VHDL – yesterday, today, tomorrow**
- 6. VHDL – standards**
- 7. VHDL – literature**
- 8. VHDL – sources**
- 9. VHDL – companies**
- 10. VHDL – Aldec: Active HDL**


VHDL – what for? Design complexity

Moore's Law Driving Performance

Clock Speed

Performance driven by increasing clock speeds and functionality...

Increasing transistor counts need to be fed with more data...



AGH

<http://spectrum.ieee.org/static/special-report-50-years-of-moores-law>

50 years of Moore's Law

Fifty years ago this month, Gordon Moore forecast a bright future for electronics. His ideas were later distilled into a single organizing principle—Moore's Law—which has driven technology forward at a staggering clip. We have all benefited from this miraculous development, which has forcefully shaped our modern world.

In this special report, we find that the end won't be sudden and apocalyptic but rather gradual and complicated. Moore's Law truly is the gift that keeps on giving—and surprising, as well.

The Multiple Lives of Moore's Law
Why Gordon Moore's grand prediction has endured for 50 years
201 Mar

The Death of Moore's Law Will Spur Innovation
As transistors stop shrinking, open-source hardware will have its day
27 Mar

Moore's Law Is Not Slowing Down, But It's Getting Efficient
Optimization may be tough, but there's still room to drive down power consumption in modern computers
21 Mar

Gordon Moore: The Man Whose Name Means Progress
The visionary engineer reflects on 50 years of Moore's Law
30 Mar

Moore's Curse
There is a dark side to the revolution in electronics: unjusified technological expectations
16 Mar

Graphic: Transistor Production Has Reached Astronomical Scales
A look at Moore's Law in action
2 Apr

Q&A: Carver Mead
A longtime collaborator recalls the first time he met Gordon Moore
15 Apr

Opinion: What Kind of Thing Is Moore's Law?
The trend has more to do with collective behavior than the laws of nature
15 Apr

Opinion: Is This Really The Anniversary of Moore's Law?
Gordon Moore's path to his famous prediction
15 Apr

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

9

AGH

VHDL – what for? Design complexity

Strong need for proper tool:

• 1970 - INTEL 4004	4 engineers	~1k transistors
• 1982 - INTEL 80286	20 engineers	~100k transistors
• 1992 - INTEL PENTIUM	100 engineers	~3M transistors
• 20?? - ???	?00?? engineers ???	~150M transistors ???

Contemporary requirements:
 ▪ *hardware-software codesign*
 ▪ *design reuse*

**Solution: HDL usage!
(VHDL, Verilog, ...)**





Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

10



Hardware Description Languages

- PALASM
- ABEL
- CUPL

- VHDL
- VERILOG, System VERILOG
- C, C++, Handel-C, System-C, Impuls -C
- others...


Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

11



Hardware Description Languages

FPGA Design Language Adoption Trends




Source: Wilson Research Group and Mentor Graphics, 2014 Functional Verification Study

© 2015 Mentor Graphics Corp. Company Confidential
www.mentor.com

Mentor
graphics

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST


12




VHDL – what's this? Definition

VHDL – VH_{SIC} H_{ardware} D_{escription} L_{anguage}

↳ Very High Speed Integrated Circuit




It is "a formal notation intended for use in all phases of the creation of electronic systems. (...) it supports the development, verification, synthesis, and testing of hardware designs, the communication of hardware design data ..." [IEEE Standard VHDL Language Reference Manual]

[IEEE Standard VHDL Language Reference Manual]

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST 14




VHDL – how, where, when? Modeling



```
Y <= '1' when A = "01" else '0' ;
```





VHDL – how, where, when? Simulation




```
Stim <= "10", "11" after 4 ns ...
```

Logic synthesis – (automatic) translation of textual hardware description into a structure of connections (netlist) between elementary functional blocks of target hardware platform (gates, flip-flops, memories & others...).



Average iterations between design and layout = 20


VHDL – how, where, when? System design flow



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

19

VHDL – how, where, when? Design process of digital hardware



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

20



VHDL – how, where, when? Basic design units



```
entity COMPARE is
  port (A,B: in bit;
        C: out bit);
end COMPARE;
```



```
architecture BEHAVIORAL of COMPARE is
begin
  process (A,B)
  begin
    if (A=B) then
      C <='1';
    else
      C <='0';
    end if;
  end process;
end BEHAVIORAL;
```

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

21




VHDL – examples Decoder

AGH

```
entity DECODER is
  port(D: in bit_vector (0 to 3);
       ZERO: out boolean;
       ONE: out boolean;
       EIGHT: out boolean;
       NINE: out boolean);
end DECODER;

architecture FIRST of DECODER is
begin
  ZERO <= (D="0000");
  ONE <= (D="0001");
  EIGHT <= (D="1000");
  NINE <= (D="1001");
end FIRST;
```



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

22




VHDL – examples Comparator

```
entity COMPARE is
  port(A,B: in bit_vector (0 to 7);
       EQL: out bit_vector (0 to 7));
end COMPARE;

architecture SECOND of COMPARE is
begin
  EQL <= not (A xor B);
end SECOND;
```

Fault ! →



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST


23



VHDL – examples Multiplexer

```
entity MPLEXER is
  port(D: in bit_vector (0 to 7);
       A: in integer range 0 to 7;
       X: out bit);
end MPLEXER;

architecture THIRD of MPLEXER is
begin
  X <= D (A);
end THIRD;
```



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

24




VHDL – examples Adder

```
use IEEE.STD_LOGIC_UNSIGNED.all;

entity SUM is
    port(A,B: in std_logic_vector (0 to 2);
         Cin: in std_logic;
         S: out std_logic_vector (0 to 2);
         Cout: out std_logic);
end SUM;

architecture FOURTH of SUM is
    signal V: std_logic_vector (0 to 3);
begin
    V <= A + B + Cin;
    S <= V(0 to 2);
    Cout <= V(3);
end FOURTH;
```




Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

25



VHDL – examples Counter

```
architecture FIFTH of COUNT is
begin
    process (C, CLR)
    begin
        if CLR='1' then
            Q := 0;
        elsif C='1' and C'event then
            if CE='1' then
                if Q = 9 then
                    Q := 0;
                else
                    Q := Q + 1;
                end if;
            end if;
        end process;
    end FIFTH;
```



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST


26

```

entity REPLICATOR is
port (a: bit_vector (0 to 3);
      m: out bit_vector (0 to 3));
end REPLICATOR;

architecture SIXTH of REPLICATOR is
begin
process (a)
  variable b: bit;
begin
  b := '1';
  for i in 0 to 3 loop
    b := a(3-i) and b;
    m(i) <= b;
  end loop;
end process;
end REPLICATOR;

```



- Specification of the project independent of the technology
 - possibility of cooperation with many manufacturers
 - avoiding problems with technologies withdrawn
 - easy upgrades and improvements
- Low-level design automation
 - shorter development time
 - cost reduction
 - elimination of low-level errors
- Improvement of design quality
 - easy testing of optional technologies
 - verification of operation at high abstraction level
 - easy verification of implementations
 - modularity – easy design reuse



VHDL – yesterday

AGH

- 1980 DoD USA – start of the VHSIC technology program
(Very High Speed Integrated Circuits)
- 1981 Woods Hole, Massachusetts – conference on the proposition of the future HDL standard
- 1983 DoD sets VHDL foundations: – Intermetrics, TI & IBM consortium gathers contract
- 1984 version 6.0 ready
- 1985 exemption from ITAR restrictions (US International Traffic and Arm Regulation), VHDL 7.2 with references submitted to IEEE to the standardization and further development
- 1987 IEEE Std 1076 released
- 1993 IEEE Std 1076-1993 amendment released
- 2000 IEEE Std 1076a-1993 erratum released
- 2003 IEEE Std 1076-2003 amendment released
- 2005 taking the initiative by Accellera
- 2006 IEEE Std 1076-2006 amendment released
- 2008 IEEE Std 1076-2008 amendment released

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

29




VHDL – today



http://www.eda.org/images/about/Accellera_Overview_2018.pdf

Accellera Systems Initiative
EDA and IP Design Standards and Initiatives



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

30



VHDL – standards

AGH

- IEEE Std 1076/INT-1991, IEEE Standards Interpretations: IEEE Std 1076-1987 IEEE Standard VHDL Language Reference Manual
- IEEE Std 1076-1993, IEEE Standard VHDL Language Reference Manual
- IEEE Std 1076a-2000, Amendment to IEEE Std 1076-1993
- IEEE Std 1029.1-1998, IEEE Standard for VHDL Waveform and Vector Exchange (WAVES) to Support Design and Test Verification
- IEEE Std 1076.1-1999, IEEE Standard VHDL Analog and Mixed-Signal Extensions (VHDL-AMS)
- IEEE Std 1076.2-1996, IEEE Standard VHDL Mathematical Packages
- IEEE Std 1076.3-1997, IEEE Standard VHDL Synthesis Packages
- IEEE Std 1076.4-1995, IEEE Standard for VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification
- Approved draft of IEEE Std 1076.6-1999, IEEE Standard for VHDL Register Transfer Level Synthesis
- IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1149.1b-1994, Supplement to IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- IEEE Std 1164-1993, IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

31



VHDL – literature

AGH

- „A Guide to VHDL”, S. Mazor, P. Langstraat
„VHDL Analysis and Modelling of Digital Systems”, Z. Navabi
„VHDL Hardware Description and Design”,
R. Lipsett, C. Schaefer, C. Ussery
„The VHDL Cookbook”, P. J. Ashenden
„VHDL programming: with advanced topics”, L. Baker
„VHDL starter's guide”, S. Yalamanchili
„VHDL for designers”, S. Sjoholm, L. Lindh
„VHDL made easy!”, D. Pellerin, D. Taylor
„VHDL answers to frequently asked questions”, B. Cohen
„VHDL and AHDL digital systems implementation”, F. A. Scarpino
„Active-VHDL Series BOOK#2 – EVITA Interactive Tutorial”,
J. Mirkowski, M. Kapustka, Z. Skowroński, A. Binisziewicz
„VHDL: a logic synthesis approach”, D. Naylor, S. Jones

Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

32



VHDL – Internet resources

- Discussion group: **comp.lang.vhdl** (little outdated ☺)
- EDA Industry Working Groups homepage: <http://www.eda.org/>
<http://www.edac.org/>
- Accellera: <http://www.accellera.org/>
- Design Automation Cafe: <http://www.dacafe.com/>
- SOC Central <http://www.soccentral.com/>
- Doulos High Level Design Web site: <http://www.doulos.com/>
- RASSP WWW site: <http://www.eda.org/rassp/>
- The Hamburg VHDL Archive:
<http://tams-www.informatik.uni-hamburg.de/research/vlsi/vhdl/>



VHDL – tutorials

- An Introductory VHDL Tutorial, Green Mountain Computing Systems: <http://www.gmvhdl.com/VHDL.html>
- Doulos High Level Design Web site; A Hardware Engineers Guide to VHDL: <http://www.doulos.com/hegv/index.htm>
- Interactive VHDL Tutorial from Aldec, Inc.:
<http://www.aldec.com/products/tutorials/>
- VHDL Verification Course by Stefan Doll:
<https://pl.scribd.com/document/48441518/Stefan-Doll-VHDL-Verification-Course-UPDATED>



VHDL – free IP cores


- OpenIP home page: <http://www.opencores.org/>
- The Hamburg VHDL archive:
<http://tams-www.informatik.uni-hamburg.de/vhdl/index.php?content=06-models>
- Micron Technology, Inc. (memories): <http://www.micron.com/>
- VHDL Library of Arithmetic Units developed by R. Zmermann:
http://www.iis.ee.ethz.ch/~zimmi/arith_lib.html



VHDL – EDA companies (products)

AGH

- Aldec (*Active-HDL, Riviera*)
- Altium (*Altium Designer*)
- Cadence Design Systems
- Mentor Graphics (*Model Technology: ModelSim*)
- Synopsys (*Synplicity: SynplifyPro*)
- Xilinx (*XST*)
- Altera (*Quartus*)
- Green Mountain Computing Systems (*Direct VHDL*)





VHDL – Aldec Inc.



- Products
 - Software (ActiveCAD, ActiveHDL)
 - Hardware-based Simulation Accelerators
 - IP Cores
- Donation to the laboratory:
 - Computers – 11xPC (former)
 - Software (ActiveHDL)
 - 20 sites license (*Professional Edition*)
 - *Student Edition*
 - HES accelerators
- Department in Kraków!




VHDL – Aldec Inc.



- Student traineeships
- Diploma theses (IP Cores)
 - μ P/ μ C: PIC17C4x, PIC16C5x, 8051-SoC
 - peripheral: 8251-SIO, 8255-PIO, 8257-DMA, 8259-INT
 - interfaces: CAN, UART/IrDA, USB, I2S, PS/2, VGA, I2C, SD, ...
 - telecom: Reed-Solomon, Viterbi, Utopia, DTMF, MP3, ADPCM, LDPC, Kasumi, ...
- Professional career

ActiveHDL – modules


Active-HDL™
Complete FPGA Verification Environment



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST


39

ActiveHDL – modules



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST

40



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST 41

```

library IEEE;
use IEEE.std_logic_1164.all;



entity Decoder is
  port (
    Data: in STD_LOGIC_VECTOR (3 downto 0);
    Output: out STD_LOGIC_VECTOR (7 downto 0)
  );
end Decoder;



architecture Decoder of Decoder is
begin
  with Data select
    Output <= "00000000" when "0000",
              "10000000" when "0001",
              "01000000" when "0010",
              "00100000" when "0011",
              "00010000" when "0100",
              "00001000" when "0101",
              "00000100" when "0110",
              "00000010" when "0111",
              "00000001" when "1000",
              "11111111" when others;
end Decoder;


```

The screenshot shows the ActiveHDL HDL editor interface with the above VHDL code for a Decoder entity. The code defines an entity with a single port containing a Data input and an Output. The architecture uses a case statement to map four-bit binary values to seven-bit binary outputs. The editor interface includes a toolbar at the top and a status bar at the bottom.


Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST 42







Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST 47



Rajda & Kasperek © 2018 Dept. of Electronics, AGH UST 48

To be continued...

