




AGH TEST	BENCH – exar	nple	M
begin		reset process	
Unit Under Test port map		RES: process	
UUT : counter		begin RESET<='0';	
port map		wait for RESET_LENGTH;	
•	=> CLK,	RESET<='1';	
	=> DATA,	wait;	
	T => RESET,	end process;	
	=> LOAD,	stimulus process	
Q => Q );		STIM: process	
User can put stimulus here		begin	
CLK_GEN: process		DATA<="0110";	
begin		LOAD<='0';	
if ENDSIM=false then		wait for 350 ns;	
CLK <	· · · · · · · · · · · · · · · · · · ·	LOAD<='1';	
	or CLK_PERIOD/2;	wait for 50 ns;	
CLK <	•	LOAD<='0';	
	or CLK_PERIOD/2;	wait for 100 ns;	
else		ENDSIM:=true;	
wait;		wait;	
end if;		end process;	
end process;			
	TB part 2	end TB_ARCHITECTURE;	TB part 3
Rajda & Kasperek © 2018 Katedra Elektroniki AGH			







TESTBENCH - hints	
one clock domain signals generation divider: process	
Begin clk50 <= '0'; clk100 <= '0'; clk200 <= '0'; loop forever for j in 1 to 2 loop for k in 1 to 2 loop wait on clk; clk200 <= not clk200; end loop; clk100 <= not clk100;	different clock domain signals generation separate process Clock_A : process begin CLK_A <= '0'; wait for 200 ns; CLK <= '1'; wait for 200 ns; end process;
end loop; clk50 <= not clk50; end loop; end process divider;	Clock_B : process begin CLK_B <= '0'; wait for 33 ns; CLK_B <= '1'; wait for 33 ns; end process;

