







**Extended Types Enumerated Types** AGH The enumeration type is a type with an ordered set of values, called enumeration literals, and consisting of identifiers and character literals. Each of enumeration literals must be unique within the given declaration type. Syntax: type identifier is (item {, item}); item: {character\_literal | identifier} Examples: literals: type fiveval is ('?', '0', '1', 'Z', 'X'); identifiers: type light is (red, yellow, green); type instr is (load, store, add, sub); BTW. Many types defined within the standard package have enumerated type syntax Kasperek © 2017 Katedra Elektroniki AGH

Extended Types Enumerated Types AGH	
architecture behave of cpu is	Synthesis:
<pre>type instr is (lda, sta, add);</pre>	<b>00</b> add
begin process variable a b data: integer:	<b>01</b> lda
variable opcode: instr;	<b>10</b> sta
begin process ()	11
<pre>case opcode is when lda =&gt; a := data; when sta =&gt; data := a; when add =&gt; a := a + data; end case; wait on data;</pre>	<pre>type instr is   (add,lda,ldb,invalid); All enumerated values are   ordered and each of them has a   numeric (integer) value assigned   to it. The number indicates the   position of the literal. The   very first literal in the   definition has position number   zero and each subsequent has the</pre>

Extended Types Enumerated Types

## **Enumeration types troubles**

Different enumeration types may use the same literals. In this case, it is said that such literals are overloaded. When such a literal is referenced in the source code, its is determined from the context, in which enumeration this literal has occurred.

```
type ENUM_1 is (AAA, BBB, 'A', 'B', ZZZ);
type ENUM_2 is (CCC, DDD, 'C', 'D', ZZZ);
AAA -- Enumeration identifier of type ENUM_1
'B' -- Character literal of type ENUM_1
CCC -- Enumeration identifier of type ENUM_2
'D' -- Character literal of type ENUM_2
ENUM_1'(ZZZ) -- Qualified because overloaded
Rajda & Kasperek © 2017 Katedra Elektroniki AGH
```







```
VHDL data types
         Type convertion
  AGH
Very often we need to convert from/to integer from/to std logic vector.
Use packages IEEE.std_logic_unsigned and IEEE.std_logic_arith !
function conv integer (arg: std logic vector)
  return integer;
function conv_std_logic_vector (arg: integer; size: integer)
  return std_logic_vector;
Example:
entity sel is
  port (a,b,s: in integer range 0 to 15;
            q: out std_logic_vector (3 downto 0));
end;
architecture good of sel is
begin
  q <= conv_std_logic_vector(a,4) when conv_integer(s) = 8 else</pre>
       conv_std_logic_vector(b,4);
end:
ajda & Kasperek © 2017 Katedra Elektroniki
```

```
VHDL data types
       Type convertion
AGH
If all signals are std_logic_vector, the code would be smarter:
   architecture better of sel is
   begin
     q <= a when conv_integer(s) = 8 else b;</pre>
   end;
If synthesis supprts operator overloading, the code would be
shorter :
   architecture best of sel is
   begin
     q \le a when s = 8 else b;
   end;
From the synthesis point of view, the conversion function does not
matter - there is no extra logic added (but it matter for simulation
time!).
 So, here comes a good advice:
Use std_logic_vector to get faster simulation
and predictable synthesis.
           2017 Katedra
```









## Extended Types Subtypes

## **Important notes**

• A subtype declaration does not define a new type.

ek © 2017 Katedra Elektroniki

- A subtype is the same type as its base type; thus, no type conversion is needed when objects of a subtype and its base type are assigned (in either direction). Also, the set of operations allowed on operands of a subtype is the same as the set of operations on its base type.
- Using subtypes of enumerated and integer types for synthesis is strongly recommended as synthesis tools infer an appropriate number of bits in synthesized registers, depending on the range.











AGH	
Usefull for memories (RAM or ROM)	
Example:	
type memory is array (0 to 7, 0 to 3	) of bit;
constant rom: memory := $((0', 0'),$	<b>`</b> 0′, <b>`</b> 0′),
(`0', `0',	<b>`</b> 0', <b>`</b> 1'),
('0', '0',	<b>`1'</b> , <b>`0'</b> ),
(`0', `0',	(1', (1')),
(`0', `1',	`0', `0'),
(`0', `1',	`0', `0'),
('0', '1',	`1', `0'),
('0', '1',	<pre>`0' , `1'));</pre>
<pre>data_bit := rom(5,3); word 5, bit</pre>	3

Composite Types Arrays of the Arrays	
Example :	
<pre>type word is array (0 to 3) of bit; type memory is array (0 to 4) of word; variable addr, index: integer;</pre>	
<pre>variable data: word; constant rom_data: memory := ((`0', `0',</pre>	, `0', `0'), , `0', `1'), , `1', `0'),
(`0', `1', (`0', `1',	, `1', `1'), , `1', `1'));
<pre>data := rom_data(addr);</pre>	
rom_data(addr)(index)access	
Raida & Kasperek © 2017 Katedra Elektroniki AGH	24

Composite Types Records

The *record type* allows declaring composite objects whose elements can be of different types. This is the main difference from *arrays*, which must have all elements of the same type





Sequential statements
Impure function

Functions return a single value. When the function is called the formal parameters are given the values of the actual parameters.

## Syntax:

[impure] function name[(parameter: type;...)] return type is
declarations
begin

sequential statements;
end [name];

Functions can be either pure (which is default) or impure. Pure functions always return the same value for the same set of actual parameters. Impure functions may return different values for the same set of parameters. Additionally, an impure function may have "side effects", like updating objects outside of their scope, which is not allowed for pure functions.

impure function now return delay\_length;

Rajda & Kasperek © 2017 Dept. of Electronics, AGH U

Sequential statements Impure functions variable number: INTEGER := 0; impure function strange\_impure\_function(A: INTEGER) return INTEGER is variable counter: INTEGER; for imuber := number + 10; return counter; end;



