




SPLD & CPLD architectures



PLD devices classification



Configurable Logic Blocks (CLB)

- Memory Look-Up Table
- AND-OR planes
- Simple gates

Input / Output Blocks (IOB)

- Bidirectional, latches, inverters,
- pullup/pulldowns

Interconnect or Routing

- Local, internal feedback, and global

SPLD = Simple Prog. Logic Device

PAL = Programmable Array of Logic

CPLD = Complex PLD

FPGA = Field Prog. Gate Array

ISP – In System Programmable



Agenda

- Programmable Logic Devices classification
- Simple Programmable Logic Devices (SPLD)
 - *History & background,*
 - *PAL , GAL devices*
- Complex Programmable Logic Devices (CPLD)
 - *Lattice, Altera(Intel), Xilinx examples*
- CPLD applications

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



References

- WWW SPLD, CPLD manufactures
 - www.altera.com (Intel from June 2017)
(Intel is paying \$16.7 billion in an all-cash deal to buy smaller peer Altera, the second major acquisition in the semiconductor sector in less than a week)
 - www.atmel.com
 - www.latticesemi.com
 - www.xilinx.com
- EDA pages like
 - <http://www.eetimes.com/design/programmable-logic>

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH





1970..80 – digital world before PLD (standard logic)




TEXAS INSTRUMENTS

1961 TTL series 7400, CMOS series 4000



more than 200
types (gates/flip
flops/registers/
decoders/encoders/
multiplexers... and
many others)



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



SPLD – *Simple Programmable Logic Devices*



- PAL (*Programmable Array Logic, AMD Vantis*)
- PLA (*Programmable Logic Array*)
- GAL (*Generic Array Logic, Lattice*)



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Canonical form

Sum-of-products canonical forms

- Also known as disjunctive normal form
- Also known as minterm expansion

A B C			F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

$F = 001 \quad 011 \quad 101 \quad 110 \quad 111$
 $F = A'B'C + A'BC + AB'C + ABC' + ABC$
 $F' = A'B'C' + A'BC' + AB'C'$



<http://www.cs.ucr.edu/~ehwang/courses/cs120a/minterms.pdf>

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



PAL device basic structure

AGH




John Birkner and H.T. Chua of Monolithic Memories worked with Andy Chan to introduce a more streamlined architecture they called Programmable Array Logic (PAL) in 1978

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



PAL device – logic function example


Product term	AND Inputs				Outputs
	A	B	C	D	
1	1	1	0	—	—
2	0	0	1	0	—
3	—	—	—	—	—
4	1	—	—	—	$X = A$
5	—	1	1	1	$+BCD$
6	—	—	—	—	—
7	0	1	—	—	$Y = \bar{AB}$
8	—	—	1	1	$+CD$
9	—	0	—	0	$+BD$
10	—	—	—	1	$Z = \bar{W}$
11	1	—	0	0	$+AC\bar{D}$
12	0	0	0	1	$+A\bar{B}\bar{C}\bar{D}$



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Simple PLD




- **PAL**
(Programmable Array Logic)
16L8, 16R4, 16R6, 16R8
- **GAL**
(Generic Array Logic)
16V8, 20V8, 22V10, 26V12
- **PLA**
(Programmable Logic Array)


J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Simple PLD – PAL16L8



Block diagram and internal architecture



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



PAL devices - families 12,14,16,20

Bipolar technology
One time programmable by „fuse” burning

Symbol

PAL xx Y z

xx – inputs count

Y - L – “low active logic”

H – “high active logic”

C – „complementary logic”

R synchronous flip flops

RA asynchronous flip flops

X, A extra arithmetic circuitry

S shared terms version

z - outputs count (registered or combinatorial)

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



GAL - Generic Array Logic devices



Year 1985

Technology E²CMOS

Many times (~10k and more...) programmable


Clearing time ~100ms

GAL16V8 GAL 20V10 - world wide standard


J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



GAL ISP (*In System Programmable*)



**HDPLD –
High Density PLD**




J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Simple PLD – GAL22V10 example

**GAL devices „term” number
not equal for
each pin**




J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH




Simple PLD – GAL22V10

**GAL 22V10
D flip flop
inputs:**

**Asynchronous
Reset (AR)
Synchronous
Set (SR)**



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



SPLD – still on the market

Companies: Atmel, Texas Instruments 2017 – Ready to buy SPLD for example DigiKey webstore

Texas Instruments

Part Number	Device Speeds	Packages	Pins
TIBPAL16L8	-5, -7, -10, -15, -25	DIP, PLCC	20
TIBPAL16R4	-5, -7, -10, -15, -25	DIP, PLCC	20
TIBPAL16R6	-5, -7, -10, -15, -25	DIP, PLCC	20
TIBPAL16R8	-5, -7, -10, -15, -25	DIP, PLCC	20
TIBPAL20L8	-5, -7, -10, -15, -25	DIP, PLCC	24, 28
TIBPAL20R4	-5, -7, -10, -15, -25	DIP, PLCC	24, 28
TIBPAL20R6	-5, -7, -10, -15, -25	DIP, PLCC	24, 28
TIBPAL20R8	-5, -7, -10, -15, -25	DIP, PLCC	24, 28
TIBPAL22V10	-7, -10, -15, -A(25)	DIP, PLCC	24, 28
TIBPAL22V10P10	-20	DIP, PLCC	24, 28
TICPAL22V10Z	-35	DIP, PLCC	24, 28
TICPAL22V10T	-25	DIP, PLCC	24, 28

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH




CPLD general architecture

CPLD

Macrocells (PAL like)
Commutation matrices

Technology: CMOS
(Re)Configuration:
EPROM (UV + version OTP)
EEPROM FLASH (ISP)

CPLD- Predictable timing



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD – Complex Programmable Logic Devices



- Altera (CPLD leader ?)
- Atmel (support for older devices. 22V10 + military std)
- Lattice (vice leader ? CPLD..)
- Xilinx (CPLD as the FPGA portfolio support)




J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD Xilinx

www.xilinx.com/cpld/

COMPLETE CPLD SOLUTIONS.



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD Xilinx – XC95xx series




Figure 1: XC9500XL Architecture

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD Xilinx – XC95xx series




Figure 3: XC9500XL Macrocell Within Function Block

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD Xilinx – XC95xx series

AGH

- Optimized for high-performance 3.3V systems
 - 5 ns pin-to-pin logic delays, with internal system frequency up to 208 MHz
 - Small footprint packages including VQFPs, TQFPs and CSPs (Chip Scale Package)
 - Pb-free available for all packages
 - Lower power operation
 - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals
 - 3.3V or 2.5V output capability
 - Advanced 0.35 micron feature size CMOS FastFLASH technology
- Advanced system features
 - In-system programmable
 - Superior pin-locking and routability with FastCONNECT II™ switch matrix
 - Extra wide 54-input Function Blocks
 - Up to 90 product-terms per macrocell with individual product-term allocation
 - Local clock inversion with three global and one product-term clocks
 - Individual output enable per output pin with local inversion
 - Input hysteresis on all user and boundary-scan pin inputs
 - Bus-hold circuitry on all user pin inputs
 - Supports hot-plugging capability
 - Full IEEE Standard 1149.1 boundary-scan (JTAG) support on all devices
- Four pin-compatible device densities
 - 36 to 288 macrocells, with 800 to 6400 usable gates
 - Fast concurrent programming
 - Slew rate control on individual outputs
 - Enhanced data security features
- Excellent quality and reliability
 - 10,000 program/erase cycles endurance rating
 - 20 year data retention
- Pin-compatible with 5V core XC9500 family in common package footprints

	XC9536XL	XC9572XL	XC95144XL	XC9528XL
Macrocells	36	72	144	288
Usable Gates	800	1,600	3,200	6,400
Registers	36	72	144	288
T_{PC} (ns)	5	5	5	6
T_{BL} (ns)	3.7	3.7	3.7	4.0
T_{CO} (ns)	3.5	3.5	3.5	3.8
$T_{S1/ITEM}$ (MHz)	178	178	178	208

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH

CPLD Xilinx – CoolRunner

AGH

DataGATE
Series switches on the inputs allow decoupling of internal logic from external "don't care" transitions. Outputs are held at the last valid state when DataGATE is enabled.

- Reduces power consumption by eliminating "don't care" internal switching
- Supports hot plugging
- Reduces EMI
- Simplifies system debug

Advanced Security
Four levels of design security

- Protects design theft or accidental overwriting
- Ideal for mobile phones and PDAs and other wireless applications

I/O Banking
Multiple I/O banks, each with independently selectable voltage levels

- System voltage interfacing
- Bridging standards
- Bus multiplexing

Clock Division

- Even/Odd clock generation
- Duty cycle correction
- Multiple clock nets

Global Clock (CLK) → **Clock Divided By 2, 4, 8, 16, 32, 64** → **External Sync Freq** → **INPUT pins** → **To Internal Logic**

DualEDGE Flip Flops
Each flip-flop can switch on the rising, falling or both edges of the clock

- Higher-resolution PWM
- Motor control
- LCD contrast
- Power conversion
- Position indication
- Increased timer resolution

In System Programming and On The Fly Reconfiguration

- Reprogram the design post-deployment
- Reprogram the CPLD with a new pattern while the existing pattern is operational
- Multiple design patterns from a single CPLD

500mV Input Hysteresis

- Improved noise immunity
- Reduced power consumption (fewer false transitions)
- Superior signal integrity

INPUT pins → **Inverter Buffer** → **To Internal Logic**

2.5V SRAM → **Configurable I/O** → **1.8V SRAM** → **1.8V I/O**

APPLES: A Coolrunner-II CPLD chip is shown sitting between two apples, symbolizing its use in food-related applications.

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH

CPLD from Lattice

AGH

Lattice® Semiconductor Corporation

The Do-it-All PLD - MachXO2
Offers an unprecedented mix of low cost, low power and high system integration for system and consumer designs

Most Versatile Non-Volatile PLD - MachXO
Combines FPGA flexibility with CPLD performance, instant-on and high pin to logic ratio

Ultra Low Power CPLD - ispMACH 4000ZE
As low as 10µA standby current, packages as small as 4x4 mm, 5V-tolerant I/Os + Mature devices
(PAL, PALCE, GAL, ispGDX, ispLSI 1k..8k, ORCA, MACH 1, 2, 4)

MachXO2
The Do-it-All PLD

ispLEVER CLASSIC


ispMACH 4000ZE
Ultra Low Power, Low Cost CPLD Family

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Lattice ispMach4000 CPLD

ispMACH 4000 Block Diagram





- SuperFAST Performance
 - 2.5 ns tPD Pin-to-Pin Delay
 - 400 MHz System Performance
- Industry's Lowest Power Consumption
 - 1.8V Core for Low Dynamic Power
 - Low Static Current
 - 1.3-3 mA (1.8V Device Family)
 - 11.3-13 mA (2.5V and 3.3V Device Families)
- Multiple Temperature Range Options
 - Commercial: 0 to 70° C TA (Ambient)
 - Industrial: -40 to 85° C TA (Ambient)
 - Automotive: -40 to 125° C TA (Ambient)
- Ease of Design
 - Excellent First-Time Fit and Refit Capability
 - 4 Global Clocks
 - 36 Inputs per Logic Block
 - Up to 80 Product Terms (PT) per Output
 - ORP for Pin Locking
 - Density Migration
 - Flexible Control, Clocking and OE
 - Fast, SpeedLocking™, and Wide PT Paths
 - 5V Tolerant Inputs and I/O
- Easy System Integration
 - Operation with 1.8V, 2.5V and 3.3V Supplies
 - 1.8V, 2.5V, 3.3V I/O Support
 - IEEE 1532 In-System Programmable (ISP™)
 - IEEE 1149.1 Boundary Scan Test
 - Open Drain Output for Flexible Bus Interface Capability
 - Programmable Pull-Up or Bus-Keeper Inputs
 - Hot Socketing Capability
 - 3.3V PCI Compatible
 - Programmable Output Slew Rate
 - Lead-free Package Options

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH




Lattice ispMach4000 CPLD

ispMACH 4000 Architecture



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH

The diagram illustrates the Altera CPLD architecture. It features a central Logic Core connected to two I/O Banks (Bank 0 and Bank 1). Each bank has its own power supply (V_{CC}) and ground (GND). The Logic Core is connected to the banks via CLK_0 , CLK_1 , CLK_2 , and CLK_3 . The I/O Banks contain Macrocells, which are interconnected through various paths. Key components include:

- MAX V:**
 - Robust features at up to 50 percent lower total power vs. competitive CPLDs
 - Lower total system cost through architecture that integrates previously external functions
 - Instant-on, single-chip CPLD built on non-volatile architecture
- MAX II:**
 - Instant-on, non-volatile, single-chip CPLD solution
 - 1/10th the power of MAX CPLDs, with low cost, low power and high density
 - On-board user flash memory, 1.8-V, 2.5-V, and 3.3-V supply voltages
- MAX:**
 - Instant-on, non-volatile, low power
 - Deterministic timing
 - 5.0-V I/O support. 2.5-V, 3
- Układy MAX V, MAX II, MAX:**
- Software – Quartus II** (free for CPLD ...)
- Quartus II Subscription Edition Software:**
 - Home > Design Tools & Services > Design Software > Quartus II Subscription Edition
 - Download 30 Day Free Trial
 - Buy Software
 - Get License
- #1 Design Software in Performance and Productivity**
- Quartus II Software Key Features:**
 - What's New in Quartus® II Software v11.1
 - System-Level Design
 - Design Entry and Synthesis
 - Verification and Board Level
 - Optimization
 - Compare Subscription Edition and Web Edition (PDF)
 - Quartus II Brochure (PDF)
- Getting Started:**
 - Download Software
 - Request Software on DVD Order
 - Buy Software
 - License Software
 - Design Flow Overview
 - Introduction to Quartus II Software (PDF)

J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD Altera – series MAX V

Feature Summary

The following list summarizes the MAX V device family features:

- Low-cost, low-power, and non-volatile CPLD architecture
- Instant-on (0.5 ms or less) configuration time
- Standby current as low as 25 μ A and fast power-down/reset operation
- Fast propagation delay and clock-to-output times
- Internal oscillator
- Emulated RS232 output support with a data rate of up to 200 Mbps
- Emulated LVDS output support with a data rate of up to 304 Mbps
- Four global clocks with two clocks available per logic array block (LAB)
- User flash memory block up to 8 Kbits for non-volatile storage with up to 1000 read/write cycles

Single 1.8-V external supply for device core
 MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, 1.5-V, and 1.2-V logic levels
 Bus-friendly architecture including programmable slew rate, drive strength, bus-hold, and programmable pull-up resistor


Schmitt triggers enabling noise tolerant inputs (programmable per pin)

Feature	5M40Z	5M80Z	5M160Z	5M240Z	5M570Z	5M1270Z	5M2210Z
LEs	40	80	160	240	570	1,270	2,210
Typical Equivalent Macrocells	32	64	128	192	440	980	1,700
User Flash Memory Size (bits)	8,192	8,192	8,192	8,192	8,192	8,192	8,192
Global Clocks	4	4	4	4	4	4	4
Internal Oscillator	1	1	1	1	1	1	1
Maximum User I/O pins	54	79	79	114	159	271	271



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH




CPLD Altera MAX V - architecture




J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH






J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



CPLD applications – Altera marketing data



J.Kasperek & P.J.Rajda © 2017 Katedra Elektroniki AGH



Thank you !



Rajda & Kasperek © 2012 Katedra Elektroniki AGH

38