



**Kierunek EiT, SUM Systemy Wbudowane
Zawansowane Zagadnienia
Projektowania Systemów Cyfrowych**

Implementacja algorytmów DSP w układach FPGA

Implementacja algorytmów DSP w układach FPGA:

kosymulacja Matlab \Leftrightarrow HDL


- ❖ Mathworks
- ❖ Xilinx System Generator for DSP
- ❖ Aldec AHDL MATLAB

MATLAB®




Platforma implementacji algorytmów DSP

DSPs and FPGAs Employed for DSP



Source: Forward Concepts

RISC Core Used in DSP Application
(For Any Purpose)



Source: Forward Concepts


Question: **Za DSPmagazine**

Forward Concepts 300 DSP professionals from 30 countries, "Which chip types are employed for DSP algorithm execution (rather than data processing) in your applications?"

DSP w układach FPGA


Dlaczego stosuje się FPGA w implementacji algorytmów DSP?

FPGA-based DSP - Parallelism



Virtex-6	
600 MHz	= 600 MSPS
1 clock cycle	
Spartan-6	
250 MHz	= 250 MSPS
1 clock cycle	

Conventional DSP Processor - Serial



1 GHz	= 8 MSPS / MAC unit
126 clock cycles	

DSP w układach FPGA High-Level Synthesis Tool

- Recent benchmarks performed by BDTI validated that FPGAs deliver up to 30x the cost performance of DSPs



Results for the BDTI High-Level Synthesis Tool Certification Program © 2010 BDTI. For more info and results see www.BDTI.com.



BDTI Certified™ Results for the AutoESL AutoPilot High-Level Synthesis Tool

Quality of Results Metrics for the BDTI Optical Flow Workload

- Operating Point 1 is a fixed workload defined as processing video with 720p resolution (1280×720 progressive scan) at 60 frames per second. The objective for Operating Point 1 is to achieve the required throughput while minimizing resource utilization. Resource utilization refers to the percentage of total processing engine resources required to implement the workload.
- Operating Point 2 is defined as the maximum throughput capability of the workload implementation on the target device (measured in frames per second) for 720p resolution (1280×720 progressive scan). The objective for Operating Point 2 is to maximize the throughput (measured in frames per second) using all available device resources.


Platform	Chip Unit Cost (USD, Quantity 10,000)	Chip Resource Utilization (Lower is Better)
AutoESL AutoPilot plus Xilinx RTL tools targeting the Xilinx XC3SD3400A FPGA	\$26.65	39%
Texas Instruments software development tools targeting the TMS320DM6437 DSP processor	\$21.25	N/A (a minimum of 12 DSPs would be required to meet this operating point)

Table 1: BDTI High-Level Synthesis Tool Certification Program Results, BDTI Optical Flow Workload Operating Point 1: Fixed Throughput (1280x720 Progressive Scan, 60 Frames per Second)

Platform	Chip Unit Cost (USD, Quantity 10,000)	Maximum Frames per Second (FPS)	Cost per FPS (Lower is Better)
AutoESL AutoPilot plus Xilinx RTL tools targeting the Xilinx XC3SD3400A FPGA	\$26.65	183	\$0.14
Texas Instruments software development tools targeting the TMS320DM6437 DSP processor	\$21.25	5.1	\$4.20


Table 2: BDTI High-Level Synthesis Tool Certification Program Results, BDTI Optical Flow Workload Operating Point 2: Maximum Throughput (1280x720 Progressive Scan)

DSP w układach FPGA



DSP w układach FPGA

Example Application – 2x2 LTE Radio Implemented using multiple devices




#	Components	# Devices	Power	Price
1	Multiple ASSPs, Protocol FPGA	7	~10.6W	~\$316*

* 1KU resale (1HCY10)

DSP w układach FPGA

Example Application – 2x2 LTE Radio Single-chip Solution on Virtex-6




#	Components	# Devices	Power	Price
1	Multiple ASSPs, Protocol FPGA	7	~10.6W	~\$316*
2	Virtex-6 LX75T	1	~5.8W	~\$313*


* 1KU resale (1HCY10)




Implementacja algorytmu DSP




Chalk Talk



Implementacja algorytmu DSP




FPGAs are now HUGE!!
Faster Turnaround Times are Needed



Ale duże projekty DSP wymagają odpowiednich narzędzi


Implementacja algorytmów w FPGA - Xilinx




Metody zależą od wielu czynników

*(budżet, doświadczenie, docelowy czas realizacji, poziom:
system architect, DSP engineer, hardware/FPGA engineer)*

Implementacja algorytmów DSP – *Design Flow*





- **Support for the following discrete-time filter structures:**



Finite Impulse Response (FIR) – Antisymmetric FIR – Transposed FIR – Symmetric FIR Second-order section (SOS) – Infinite Impulse Response (IIR) Direct Form I – SOS IIR Direct Form I transposed – SOS IIR Direct Form II – SOS IIR Direct Form II transposed – Discrete-Time Scalar – Delay filter – Farrow (fractional delay) filter

- **Support for the following multirate filter structures:**

Cascaded Integrator Comb (CIC) interpolation – Cascaded Integrator Comb (CIC) decimation – Direct-Form Transposed FIR Polyphase Decimator – Direct-Form FIR Polyphase Interpolator – Direct-Form FIR Polyphase Decimator – FIR Hold Interpolator – FIR Linear Interpolator – Direct-Form FIR Polyphase Sample Rate Converter

- **Support for cascade filters (multirate and discrete-time)**
- **Generation of code that adheres to a clean HDL coding style**
- **Options for optimizing numeric results of generated HDL code**
- **Options for specifying parallel, serial (fully, partly or cascade), or distributed arithmetic architectures for FIR filter realizations**
- **Options for controlling the contents and style of the generated HDL code and test bench**
- **Test bench generation for validating the generated HDL filter code**
- **VHDL, Verilog, and ModelSim Tcl/Tk DO file test bench options**
- **Automatic generation of scripts for third-party simulation and synthesis tool**

MATLAB Filter Design HDL Coder

Filter Designer - [untitled.fda]

File Edit Analysis Targets View Window Help

Current Filter Information

- Structure: Direct-Form FIR
- Order: 50
- Stable: Yes
- Source: Designed

Filter Specifications

Mag. (dB)

0

F_{pass} F_{stop} $F_s/2$ f (Hz)

Response Type

- Lowpass
- Highpass
- Bandpass
- Bandstop
- Differentiator

Design Method

- IIR Butterworth
- FIR Equiripple

Filter Order

- Specify order: 10
- Minimum order

Options

Density Factor: 20

Frequency Specifications

Units: Hz

F_s : 48000

F_{pass} : 9600

F_{stop} : 12000

Magnitude Specifications




Units: dB

A_{pass} : 1



A_{stop} : 80

Design Filter

Ready



**Graphical user interface (GUI)
accessible from
Filter Design and Analysis**

The screenshot displays the HDL Coder environment for an "Acoustic Noise Canceler (Fixed-Point Version)". The main workspace shows a behavioral model and its HDL code generation counterpart. The model includes components like "Acoustic Environment", "LMS Filter Behavioral Model", and "Hardware Filtered Signal".

Overlaid on the workspace are several windows:

- Waterfall Scope:** A 3D surface plot showing the amplitude of the signal over time and samples. The axes are labeled "Time", "Amplitude", and "Samples".
- Scope:** A 2D plot showing the time-domain signals: "Original Signal", "Noisy Signal", and "Filtered Signal".
- Command Window:** A MATLAB console displaying the execution of HDL Coder commands:



```

      hdl('hdlcoderfms/lms')
      hdl('hdlcoderfms/lms')
      hdl('hdlcoderfms/lms')
      hdl('hdlcoderfms/lms')
      hdl('hdlcoderfms/lms')
      
```

At the bottom of the workspace, there are buttons for "Launch HDL Dialog" and "Run Demo".






Simulink® HDL Coder™



Key Features

- **Generates synthesizable HDL code from Simulink models and Embedded MATLAB™ code for datapath implementations**
- **Generates synthesizable HDL code from Stateflow charts for Mealy and Moore finite-state machines and control logic implementations**
- **Generates VHDL code that is IEEE 1076 compliant and Verilog code that is IEEE 1364-2001 compliant**
- **Lets you create bit-true and cycle-accurate models that match your Simulink design specifications**
- **Lets you select from multiple HDL architectural implementations for commonly used blocks**
- **Lets you specify the subsystem for HDL code generation**
- **Enables you to reuse existing IP HDL code (with EDA Simulator Link products)**
- **Generates simulation and synthesis scripts**





Documentation

Search R2021b Documentation 🔍

☰ CONTENTS

- « Documentation Home
- « DSP System Toolbox
- « Code Generation

Category

- C Code Generation
- HDL Code Generation**
- DSP Algorithm Acceleration
- SIMD Code Generation
- Code Generation for ARM Cortex-M and ARM Cortex-A Processors

All
Examples
Functions
Blocks
Apps

HDL Code Generation R2021b

Generate HDL code from MATLAB® and Simulink®

To implement a DSP design on FPGAs or ASICs, you can use either HDL Coder™ or Filter Design HDL Coder™. Both products generate synthesizable and portable VHDL® and Verilog® code, and also generate VHDL and Verilog test benches for quickly simulating, testing, and verifying the generated code.

- [HDL Coder](#) – Generate code from Simulink or MATLAB designs. This support includes filters, math and signal operations, and other algorithms optimized for resource use and performance, such as the [FFT HDL Optimized](#), [IFFT HDL Optimized](#), and [NCO HDL Optimized](#) blocks. For a basic example of how to generate HDL code using HDL Coder, see [Programmable FIR Filter for FPGA](#).
- [Filter Design HDL Coder](#) – Generate code from MATLAB filter designs. You can access code and test bench generation features using the Generate HDL user interface, or by using command-line options. These features are also integrated with the Filter Designer app. For an example of how to generate HDL code using Filter Design HDL Coder, see [HDL Butterworth Filter](#) (Filter Design HDL Coder).

To debug your designs in Simulink or MATLAB, use the [Logic Analyzer](#) waveform viewer.

Simulink Visualization Tool

Logic Analyzer	Visualize, measure, and analyze transitions and states over time
--------------------------------	--

Functions

generatehdl	Generate HDL code for quantized DSP filter (requires Filter Design HDL Coder)
-----------------------------	---

Topics


Xilinx: System Generator for DSP




XILINX
SYSTEM
GENERATOR™
For DSP

System Generator provides a system integration platform for the design of DSP FPGAs that allows the RTL, Simulink, MATLAB and C/C++ components of a DSP system to come together in a single simulation and implementation environment.

Xilinx: System Generator for DSP



1. Describe the algorithm in mathematical terms
2. Realize the algorithm in the design environment, initially using double precision
3. Trim double precision arithmetic down to fixed point
4. Translate the design into efficient hardware





Introduction

-  Introduction to System Generator
-  Vivado Design Suite Tutorial: Model-Based DSP Design Using System Generator
-  Vivado Design Suite Tutorial: Designing with IP
-  Vivado Design Suite Tutorial: Creating and Packaging Custom IP


Key Concepts

-  Generating Vivado HLS block for use in System Generator for DSP
-  Using Vivado HLS C/C++/System C block in System Generator
-  Working with System Generator for DSP and Platform Design Flows from IP Integrator
-  Using Hardware Co-Simulation with Vivado System Generator for DSP
-  System Generator Multiple Clock Domains
-  Specifying AXI4-Lite Interfaces for your Vivado System Generator Design
-  MathWorks - FPGA Design and Codesign



System Generator for DSP

- Library-based, visual data flow
- Polymorphic operators
- Arbitrary precision fixed-point
- Bit and cycle true modeling
- Multi-rate signal processing
- Seamlessly integrated with Simulink and MATLAB
 - Type and rate propagation
 - Test bench and data analysis
- Automatic code generation
 - Synthesizable VHDL
 - IP cores
 - HDL test bench
 - Project and constraint files





DEMONS ON DEMAND™

XILINX®

macfir *

File Edit View Simulation Format Tools Help

Normal

System Generator

EDATool

Random Source

double

dbl fpt

Fix 12_10

Gateway In

16 tap
MAC FIR

n-tap
MAC FIR Filter

Fix 30_26

fpt dbl

Gateway Out

double

B-FFT

Spectrum Scope

macfir/Spectrum Scope

File Axes Channels Window Help

Magnitude, dB

Frequency (Hz)


Frame: 3

play pause stop

System Generator for DSP

Narinder Lall, Jim Hwang

- Introduction
- Hardware Modeling
- Hardware Co-simulation
- HDL Co-simulations
- Implementing the Control Circuits
- Summary






DEMOS ON DEMAND™



Simulink Extensions for HW



System Generator for DSP
Narinder Lall, Jim Hwang

- ▶ Introduction
- ▶ Hardware Modeling
- ▶ Hardware Co-simulation
- ▶ HDL Co-simulations
- ▶ Implementing the Control Circuits
- ▶ Summary

- HDL Configuration Wizard
- MATLAB compilation block

HDL co-simulation


Hardware in the loop
co-simulation





Xilinx: Vivado


Vivado Design Suite HLx Editions

A new approach for ultra high productivity for creating and broadly deploying system platforms



Vivado C and IP-based design





Recorded Webinar: HDL Functional Verification with MATLAB & Simulink

Contact Sales | Request a Trial | Request Training | Webinar Feedback | Exit Webinar

The MathWorks®

MATLAB® & SIMULINK®

Old Pain


Disjointed development flow

- Manual
- Difficult to share knowledge
- Slow to debug
- Chronic extra effort required

New Solution

Integrated automated flow

- Leverages existing MATLAB
- Enables cross-team effort
- Interactive debug
- “Plugs into” existing flow






Symulacja funkcjonalna w środowisku MATLAB

Symulacja w środowisku EDA

MATLAB Test Bench

MATLAB describes "Golden Reference"





The MathWorks Accelerating the pace of engineering and science

Home | Select Country | Contact Us | Store Search

Jerzy Kasperek | My Account | Log Out

Products & Services Industries Academia Support User Community Company

Third-Party Products & Services Main Page

Products

Services

Sy: Aldec, Inc. [Active-HDL](#)
Comprehensive, integrated environment for digital IC design and verification

Be: Aldec, Inc. [Riviera](#)
High-performance ASIC and large FPGA verification solution

Altera Corporation [DSP Builder](#)
Quartus II and MATLAB/Simulink interface

Cadence Design Systems, Inc. [Cadence Virtuoso AMS Designer Simulator](#)
Cosimulation of mixed-signal systems with MATLAB and Simulink

Cadence Design Systems, Inc. [Cadence Virtuoso NeoCircuit](#)
Analog and RF circuit sizing and optimization software

Mentor Graphics Corporation [ADVance MS](#)
Analog and mixed-signal simulator

Synopsys Inc. [Saber®](#)
Design and analysis of mixed-technology and mixed-signal systems

Synplify Inc [Synplify Pro®](#)
FPGA synthesis solution



Xilinx, Inc. [AccelDSP](#)
High-level synthesis for DSP design

Xilinx, Inc. [Xilinx System Generator™ for DSP](#)
Simulink blockset for bit- and cycle-accurate simulation and code generation for Xilinx FPGAs

E-mail this page
Print this page

Altera: podobnie jak Xilinx


DSP Builder Design Flow



MATLAB/Simulink Domain
(System Simulation and Verification)



HDL/Hardware Domain
(Hardware Implementation/RTL Simulation)



Altera: *floating point*

Floating-Point Comparison Table

	CPU	DSP	GPU	FPGA
Performance	1X	10X	50X – 100X	100X
Power	1X	1X	5X – 10X	1X – 2X
I/Os	Very limited	Limited	Limited	High bandwidth
Longevity	Medium	Medium	Worst	Best
Complete system	Yes	No (requires CPU)	No (requires CPU)	Yes
Tool flow	Software	Software	Software with multicore	Model-based


FPGAs Offer Performance Advantage over CPUs/DSPs

FPGAs Offer Power Advantage over GPUs

Floating-Point Multiplier Resources

- Floating-point density is largely determined by hard multiplier density
 - Multipliers must efficiently support floating-point mantissa sizes

Multipliers vs. Stratix III / IV / V Devices




HLS – High Level Synthesis

Status	Compiler	Owner	License	Input	Output	Year	Domain	TestBench	FP	FixP
Announced	A++ ↗	Altera	Commercial	C/C++	VHDL/Verilog	2016	All	?	?	?
	AUGH ↗	TIMA Lab.	Academic	C subset	VHDL	2012	All	?	?	?
In Use	eXCite ↗	Y Explorations	Commercial	C	VHDL/Verilog	2001	All	Yes	No	Yes
	Bambu ↗	PoliMi	Academic	C	VHDL/Verilog	2012	All	Yes	Yes	No
	Bluespec	BlueSpec Inc.	Commercial	BSV	SystemVerilog	2007	All	No	No	No
	Catapult-C	Calypto Design Systems	Commercial	C/C++ SystemC	VHDL/Verilog /SystemC	2004	All	Yes	No	Yes
	CHC	Altium	Commercial	C subset	VHDL/Verilog	2008	All	No	Yes	Yes
	CoDeve-loper	Impulse Accelerated	Commercial	Impulse-C	VHDL	2003	Image Streaming	Yes	Yes	No
	CtoS	Cadence	Commercial	TLM/C++ SystemC	SystemC Verilog	2008	All	Only cycle accurate	No	Yes
	Cyber- Workbench	NEC	Commercial	BDL	VHDL/Verilog	2011	All	Cycle/ Formal	Yes	Yes
	Cynthesizer	FORTE	Commercial	SystemC	Verilog	2004	All	Yes	Yes	Yes
	DK Design Suite	Mentor Graphics	Commercial	Handel-C	VHDL/Verilog	2009	Streaming	No	No	Yes
	DWARV	TU. Delft	Academic	C subset	VHDL	2012	All	Yes	Yes	Yes
	GAUT ↗	U. Bretagne	Academic	C/C++	VHDL	2010	DSP	Yes	No	Yes
	LegUp ↗	U. Toronto	Academic	C	Verilog	2011	All	Yes	Yes	No
	MaxCompiler	Maxeler	Commercial	MaxJ	RTL	2010	DataFlow	No	Yes	No
	ROCCC ↗	Jacquard Comp.	Commercial	C subset	VHDL	2010	Streaming	No	Yes	No
	Symphony C	Synopsys	Commercial	C/C++	VHDL/Verilog /SystemC	2010	All	Yes	No	Yes
	VivadoHLS ↗ (formerly AutoPilot from AutoESL ^[13])	Xilinx	Commercial	C/C++/SystemC	VHDL/Verilog/SystemC	2013	All	Yes	Yes	Yes
	Kiwi ↗	U. Cambridge	Academic	C#	Verilog	2008	.NET	No	Yes	Yes

Za Wikipedia [dostęp 20.12.2016] na podstawie:

Nane, R.; Sima, V. M.; Pilato, C.; Choi, J.; Fort, B.; Canis, A.; Chen, Y. T.; Hsiao, H.; Brown, S. (2018-01-01). "[A Survey and Evaluation of FPGA High-Level Synthesis Tools](#)". *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. **PP** (99): 1–1.


HLS – High Level Synthesis



PICO Express FPGA allows the designer to explore multiple alternatives to find the optimal performance/area, device combination. PICO Express FPGA will then create SystemC and RTL models and testbenches along with a driver for the application engine. The RTL has been optimized for a given product family and can rapidly be synthesized and integrated into the FPGA device.


- **Synthesis of untimed C algorithms with quality of results comparable to hand design**
- **Productivity increases of 5-20X or more**
- **Integrated with common synthesis and simulation tools**
- **Automatic generation of RTL, SystemC models, testbench, and software driver**
- **Capable of handling large, complex designs**
- **Design exploration for optimal implementation**
- **System-aware implementation**

HLS – High Level Synthesis



- **Rapidly create RTL from existing C-based specifications**
- **Synthesizes pipelined and non-pipelined implementations**
- **Timed SystemC, Verilog, and VHDL output support**
- **Complete HLS supporting synthesis of algorithms, interfaces, and datatypes**
- **FPGA and ASIC support from the same source**
- **Supports FPGA devices from Xilinx and Altera off-the-shelf**
- **Co-simulates with several well known industry simulators**
- **Integrates with standard ASIC design flows from Synopsys and Magma**
- **Quickly characterizes libraries for any ASIC vendor**
- **Customizable IP integration**

Synphony High Level Synthesis



Synphony HLS provides a more automated implementation path from high-level models built from MATLAB descriptions and/or pre-built fixed-point IP


Synphony *High Level Synthesis*



Synphony HLS features a library of synthesizable high-level IP functions targeted at multimedia and communications applications which is available in the Simulink model-based design and simulation environment.

Using the Synphony MATLAB-synthesis block, designers can mix and match Math-language functions with Synphony high level IP for an easier and clearer system and algorithm behavior.



Synphony High Level Synthesis



Automatic C-Model Generation


The difficulty and time consuming effort of creating models for system validation and functional verification is a major challenge in today's system modeling and verification environments. Synphony HLS addresses this challenge by automatically creating C models for use in C-based verification.

Interfejs AHDL ↔ MATLAB






Interfejs AHDL ↔ MATLAB



- *Comprehensive model verification, data analysis, and results visualization*
- *Ability to compare theoretical algorithm with hardware implementation*
- *Effective use of mathematical formulas that may be difficult to implement with pure HDL*
- *Simple and efficient way of integration of HDL hardware models with the high-level model of the system in MATLAB*
- *Capability of generating sophisticated test vectors*
- *Execution of numerical computations that are not performed by designed hardware*
- *Extending the testbench with parts developed in MATLAB for faster algorithm execution and/or data visualization,*
- *An effective bidirectional data transfer between HDL simulator and MATLAB environment (millions of samples can be passed at ease).*
- *Ability to request any service from MATLAB directly from the HDL code, including sophisticated calculations and data visualization performed by the MATLAB graphical tools.*



- **Software Requirements**

- MATLAB R14 or higher

- **Language Support**



- VHDL IEEE Std. 1076-1993
 - Verilog IEEE Std. 1364-1995

- **Supported VHDL Data Types**

- STD_ULOGIC, STD_ULOGIC_VECTOR (up to 512 bits)
 - STD_LOGIC and STD_LOGIC_VECTOR (up to 512 bits)
 - BIT and BIT_VECTOR (up to 512 bits)
 - SIGNED and UNSIGNED
 - INTEGER
 - REAL

- **Supported Verilog Types**

- Logic
 - Integer
 - Real

Library	Vendor	Mode	Comment	Unit Name	Secondary Unit Na...	Source Type	Target Language
std			Standard VHDL library	aldec_tools		VHDL Source Code	VHDL
ieee			Standard IEEE packages library	fsdb_wrapper		VHDL Source Code	VHDL
assertions				matlab		VHDL Source Code	VHDL
aldec	ALDEC		Aldec Active-HDL, VHDL PROCEDURES ...	msg		VHDL Source Code	VHDL
exemplar	Mentor		Mentor Graphics Precision RTL Synthesi...	random_pkg	random_pkg	VHDL Source Code	VHDL
ieee_proposed			VHDL '93 compatible version of the pro...	signal_agent_pkg		VHDL Source Code	VHDL
osvvh			SynthWorks, OSVVM 2018.04 Library	sm_win_pkg		VHDL Source Code	VHDL
uvvm_util			Bitvis AS, UVVM 2018.12.03 VHDL Library	tlm		VHDL Source Code	VHDL
uvvm			UVM 1.1d Library				
synplify	Synopsys		Synopsys FPGA Products N-2017.09, SY...				
synopsys			Library containing packages with useful...				
uvvm_1_1d			UVM 1.1d Library				
uvvm_1800_2_...			UVM 1800.2-2017 Library				
uvvm_1_2			UVM 1.2 Library				
vl			Standard Verilog library				
uvvm_vvc_fr...			Bitvis AS, UVVM 2018.12.03 VVC Framew...				
vital2000			Standard IEEE packages library				
vtl							
vtl_dbg							

Package Contents:

- mxallarrays
- hdl2ml(array_id : in INTEGER)
- get_item(var : out REAL; array_id : in INTEG...
- mat_close(file_id : in INTEGER)
- get_item(var : out INTEGER; array_id : in IN...
- get_time()
- mat_write(file_id : in INTEGER; arr_id : in IN...
- get_item(var : out BIT_VECTOR; point : in IN...
- get_item(var : out BIT_VECTOR; point : in IN...
- get_item(var : out BIT_VECTOR; cast : in mx...
- get_item(var : out BIT_VECTOR; array_id : in

Language Assistant - VHDL

Templates:

- Code Auto Complete
- Language templates
- MATLAB Interface
 - constraint_array_declaration
 - create_array
 - destroy_array
 - eval_string
 - get_dim
 - get_item**
 - get_num_dims
 - get_variable
 - hdl2ml
 - ml2hdl
 - put_item
 - put_variable
- Simulation templates
- Synthesis templates
- Training
- Tutorial
- User templates
- Utility templates

Code Editor:

```
get_item( <:input hdl_va
You can specify variable
```

W projekcie wykorzystującym interfejs MATLAB należy zadeklarować:

```
library aldec;
use aldec.matlab.all;
```



Interfejs AHDL ↔ MATLAB

eval_string

Description

The *eval_string* routine allows you to pass commands from the HDL Simulator (Active-HDL) to the MATLAB environment. MATLAB output is printed to the Console window (not to the MATLAB Command Window).

NOTE: Placing a semicolon after a MATLAB command disables the echo. This helps to limit excessive console output that could impair simulation performance.

Syntax

VHDL:

```
eval_string("ml_cmd");
```

Verilog:

```
$eval_string("ml_cmd");
```

ml_cmd

The command or expression to be sent to the MATLAB environment.

It is equivalent to typing a string in the MATLAB Console or the MATLAB Command Window.

Supported argument types (VHDL): string

Supported argument types (Verilog): string

(i.e. a sequence of characters enclosed by double quotes).

Note that string variables are not supported.



Interfejs AHDL ↔ MATLAB

Passing Scalar Values **put_variable**

Description

The put_variable routine passes a variable from the HDL simulator (Active-HDL) to the MATLAB environment. The routine can be used only for scalar values and vectors (i.e. one-dimensional arrays).

Syntax

For an HDL variable (hdl_var) expressed as a scalar, a vector treated as an integer, an integer or a floating point number:

VHDL:

```
put_variable("var_name", var);
```

For an HDL variable (hdl_var) expressed as a vector treated as fixed-point number:

VHDL:

```
put_variable("var_name", var, point);
```



Interfejs AHDL ↔ MATLAB

Passing Scalar Values **put_variable**

```
put_variable("var_name", var);  
put_variable("var_name", var, point);
```

var_name

The name of the variable in the MATLAB environment. If the variable already exists, its value will be overwritten. If variable does not exist, it will be created and assigned.
Supported argument types (VHDL, Verilog): [string](#)

var

*The HDL variable to be transferred to the MATLAB environment. The variable is read-only. The **put_variable** routine call will not change its value.*
Supported argument types (VHDL): [std_logic](#), [std_logic_vector](#), [signed](#), [unsigned](#), [bit](#), [bit_vector](#), [integer](#), [real](#)
Supported argument types (Verilog): [reg](#) (scalar or vector), [net](#) (scalar or vector), [integer](#), [real](#)

point

The location of the binary point, starting from the least significant position. If set to 0, the number shall be treated as an integer value.

Interfejs AHDL ↔ MATLAB

Passing Scalar Values *put_variable*

```
package Matlab is
type TDims is array(POSITIVE range <>) of integer;

-----
-- procedure declaration
-----

procedure put_variable(var_name: in string; var: in std_logic);
attribute foreign of put_variable: procedure is
    "VHPI $ALDEC/BIN/aldec_matlab_cosim.dll; put_variable_s";
...

-----
-- procedure body
-----

procedure put_variable(var_name: in string; var: in std_logic) is
begin
end procedure;

-- VHPI - VHDL Programming Language Interface
```

Interfejs AHDL ↔ MATLAB

Passing Scalar Values *get_variable*

Description

The *get_variable* routine allows you to pass a variable from the MATLAB environment to the HDL simulator (Active-HDL). The target HDL variable must be a scalar value or a vector (i.e. one-dimensional array). The routine supports scalar variables of floating-point (double and single) and integer.

Syntax

For an HDL variable (*hdl_var*) expressed as a scalar, a vector treated as an integer, an integer or a floating point number:

VHDL:

```
get_variable("var_name", var);
```

Verilog:

```
$get_variable("var_name", var);
```

For an HDL variable (*hdl_var*) expressed as a vector treated as fixed-point number:

VHDL:

```
get_variable("var_name", var, point);
```

Verilog:

```
$get_variable("var_name", var, point);
```

Interfejs AHDL ↔ MATLAB

Passing Scalar Values *get_variable*

```
get_variable("var_name", var);  
get_variable("var_name", var, point);
```

var_name

The name of a variable in the MATLAB environment. Floating point and integer types are supported. If no variable is defined by the specified name in MATLAB, an error message will be printed to the Console window. Supported argument types (VHDL, Verilog): [string](#)

var

*The name of the target HDL variable where the value should be stored. Supported argument types (VHDL): [std_logic](#), [std_logic_vector](#), [signed](#), [unsigned](#), [bit](#), [bit_vector](#), [integer](#), [real](#)
Supported argument types (Verilog): [reg](#) (scalar or vector), [integer](#), [real](#)*

point

The location of the binary point, starting from the least significant position. If set to 0, the number shall be treated as an integer value.

Interfejs AHDL ↔ MATLAB

Manipulating Array Values *create_array*

Description

Creates an array with the specified dimensions and returns the array identifier (*array_id*). If the array creation fails, 0 is returned. The number of array dimensions is currently limited to 6. It is recommended to remove the array from the memory with the *destroy_array* routine if it is no longer needed for calculations.

Syntax

VHDL:

```
array_id = create_array("name", ndim, dims);
```

Verilog:

```
array_id = $create_array("name", dim_0, ... , dim_5);
```

name

The name of the variable that will be used in the MATLAB environment.

Supported argument types (VHDL, Verilog): *string*

(Note that string variables are not supported)

ndim

The number of dimensions. Supported argument types (VHDL): *integer*

dims

An array of integers specifying the number of elements for each dimension.

Interfejs AHDL ↔ MATLAB

Manipulating Array Values *destroy_array*

Description

Removes an array from the memory.

Syntax

VHDL:


```
destroy_array(array_id);
```

Verilog:

```
$destroy_array(array_id);
```

array_id

The array identifier.





Interfejs AHDL ↔ MATLAB

Manipulating Array Values *get_item* / *put_item*

Description *get_item*

Reads a floating-point number from the array and stores it in an HDL variable.

Description *put_item*

Changes an HDL value to a floating-point number and stores it in the specified element of the array.

Syntax

VHDL:

```
get_item(var, array_id, index);
```

```
put_item(var, array_id, index);
```

Verilog:

```
$get_item(var, point, array_id, sel_0, ..., sel_5);
```

```
$put_item(var, point, array_id, sel_0, ..., sel_5);
```

var - *The name of an HDL variable to be loaded from / stored in the selected array element.*

array_id - *Array identifier.*

index - *An array of integers specifying the location of the element in the array. Array indexing starts with 1.*

Interfejs AHDL ↔ MATLAB

Manipulating Array Values *ml2hdl* / *hdl2ml*

Description *ml2hdl*

Transfers an array specified by the *name* parameter from the MATLAB environment to the HDL simulator and returns the identifier that points to the array stored in the HDL simulator.

Description *hdl2ml*

Transfers an array specified by the array identifier to the MATLAB environment and stores it under the name previously specified with the *create_array* or *ml2hdl* routine.

Syntax

VHDL:

```
array_id := ml2hdl("name", array_id);  
hdl2ml(array_id);
```

Verilog:

```
array_id = $ml2hdl("name", array_id);  
$hdl2ml(array_id);
```

name - The name of a variable in the MATLAB environment. Supported argument types (VHDL, Verilog): [string](#)

array_id - Array identifier (obtained with *create_array* or the previous call of the *ml2hdl* function). Supported argument types (VHDL, Verilog): [integer](#)

Interfejs AHDL ↔ MATLAB

Manipulating Array Values *get_num_dims*, *get_dim*

Description *get_num_dims*

Reads the number of dimensions in the selected array. The returned value is an integer.

Description *get_dim*

Returns the number of elements in the specified dimension.

Syntax

VHDL:

```
ndims := get_num_dims(array_id);  
elem := get_dim(array_id, dim_sel);
```

Verilog:

```
ndims = $get_num_dims(array_id);  
elem = $get_dim(array_id, dim_sel);
```

array_id - Array identifier (obtained with *create_array* or the previous call of the *ml2hdl* function). Supported argument types (VHDL, Verilog): [integer](#)

dim_sel - The number of array dimensions. Dimensions are numbered starting with 1. Supported argument types (VHDL, Verilog): [integer](#)

Interfejs AHDL ↔ MATLAB

przekazywanie bieżącego czasu symulacji `put_simtime`

Description `put_simtime`

Transfers simulation time to a MATLAB variable.

Syntax

VHDL:

```
put_simtime (var_name);  
put_simtime (var_name_t, var_name_u);  
put_simtime (var_name_t, var_name_u, class);
```

Verilog:

```
$put_simtime (var_name);  
$put_simtime (var_name_t, var_name_u);  
$put_simtime (var_name_t, var_name_u, class);
```

var_name

The name of a MATLAB variable where the current simulation time will be stored. The time value will be expressed in seconds.

Supported argument types (VHDL): [string](#) (Verilog): [string literal](#)

var_name_t

The name of a MATLAB variable where the current simulation time will be stored. The time value will be expressed in simulation time units.

Supported argument types (VHDL): [string](#) (Verilog): [string literal](#)

Interfejs AHDL ↔ MATLAB

przekazywanie bieżącego czasu symulacji `put_simtime`

Przykład


Gdzieś w kodzie VHDL:

```
put_simtime ("HDL_sim_time", "ps");  
eval_string (matlab_data_script);  
get_variable ("output_sample", data_sample);
```

W skrypcie `matlab_data_script`

```
% send back to AHDL output sample - time is send in picoseconds  
% values -1.0....1.0 are converted to U2 signed 14 bits  
amplitude_scaling_factor = 2^13;  
simulation_time_unit = 1e-12;  
% get sample  
how_many_samples_V = size(V_rx,2);  
how_many_time_units_V = param_rx_duration/simulation_time_unit;  
sample_index_V = round(HDL_sim_time*(how_many_samples_V/how_many_time_units_V));  
if (sample_index_V < how_many_samples_V && sample_index_V > 0)  
    output_sample = amplitude_scaling_factor * V_rx(sample_index_V);  
else  
    output_sample = 0;  
    disp('ADC_V data index out of range');  
end
```

Projekt filtru AHDL ↔ MATLAB




Plik `input_data_rd.m`

```

fp = 44100; % częstotliwość próbkowania
t = (0:1/fp:0.02); % wyznaczenie czasów próbek od 0 do 20 msek
s1 = sin(2*pi*t*100); % generacja trzech sinusoid ...
s2 = sin(2*pi*t*1000); %
s3 = sin(2*pi*t*10000); %
in_data_matrix = 50000*(s1+s2+s3); % ...i ich połączenie dodając amplitudy

% plot
figure(1)
plot(t, in_data_matrix);
xlabel('Czas[s]');
ylabel('Amplituda');
title('Sygnał wejściowy');

```





Projekt filtru AHDL ↔ MATLAB

PUT_samples: `process`

```
PUT_samples: process
  variable init_MATLAB: boolean:=false;
  variable array_ID: integer;           -- identyfikator tablicy
  variable samples: integer;           -- rozmiar tablicy
  variable pointer: TDims (1 to 2) := (1,1); -- wskaźnik elementu tablicy
  variable sample: std_logic_vector(15 downto 0); -- próbka

begin
  -- MATLAB init, read how many samples in data input file
  -- run this part of the code just once...
  if init_MATLAB = false then
    init_MATLAB := true;
    -- execute MATLAB script
    eval_string("input_data_rd");      -- wykonanie "input_data_rd.m"
    array_ID := m12hdl("in_data_matrix"); -- pobranie tablicy
    samples := get_dim(array_ID, 2);   -- pobranie rozmiaru tablicy
  end if;
```



Projekt filtru AHDL ↔ MATLAB

PUT_samples: process


```
-- if no reset get data
if rst = '1' then
    sample := (others => '0');
    pointer := (1,1);
else
    get_item(sample, array_ID, pointer); -- pobranie próbki z tablicy
    pointer(2) := pointer(2)+1;         -- zwiększenie wskaźnika
    data_in <= sample;                  -- wystawienie próbki na magistralę
end if;

-- data end?
if (pointer(2) > samples and init_MATLAB = true) then
    report "End input data";
    destroy_array(array_ID);
    -- process end...
    wait;
end if;

data_in <= sample;
-- run on every rising clock edge
wait until clk'event and clk = '1';
end process;
```

Przykładowy projekt studencki:

1. W środowisku MATLAB przy wykorzystaniu narzędzia **filterDesigner** zaprojektować filtr audio
2. Ze środowiska MATLAB wziąć współczynniki zaprojektowanego filtru




Projekt filtru AHDL ↔ MATLAB

3. W środowisku AHDL przy wykorzystaniu narzędzia **IP Core Generator** zaprojektować filtr
4. Wpisać współczynniki pobrane ze środowiska MATLAB
5. W środowisku AHDL wygenerować synteżowalny plik źródłowy *.vhd z komponentem filtru
6. W środowisku AHDL wygenerować Testbench

Parallel Distributed Arithmetic FIR Filter

Entity/Module name Vendor Language



Input width:

Output width:

Coefficient width:

Number of taps:

Representation:

Symmetry:

Anti-symmetry

Coefficient values:

*Please enter comma separated values of real type e.g. 0.12, 0.23, 0.08

Options

Generate







Projekt filtru AHDL ↔ MATLAB

GET_samples: process

```
signal sample: std_logic_vector(15 downto 0); -- próbka
```

```
begin
```

```
  GET_samples: process
```

```
    variable init_MATLAB: boolean := false;
```

```
    variable array_ID: integer;           -- identyfikator tablicy
```

```
    variable samples: integer;           -- rozmiar tablicy
```

```
    variable counter: integer := 1;     -- licznik próbek
```

```
  begin
```

```
    -- MATLAB init, read how many samples in data input file
```

```
    -- run this part of the code just once...
```

```
    -- of course can be also passed via testbench
```

```
    if init_MATLAB = false then
```

```
      init_MATLAB := true;
```

```
      -- execute MATLAB script
```

```
      eval_string("input_data_rd");      -- wykonanie "input_data_rd.m"
```

```
      array_ID := ml2hdl("in_data_matrix"); -- pobranie tablicy
```

```
      samples := get_dim(array_ID, 2);    -- pobranie rozmiaru tablicy
```

```
    end if;
```

Projekt filtru AHDL ↔ MATLAB

GET_samples: process

```

-- if no reset put samples
if (rst = '1' or init_MATLAB = false) then
  data_counter := 1;
else
  if counter < (samples + 1) then
    sample <= data_out;
    put_variable("i", counter);
    put_variable("signal_sample", sample, 0);
    -- execute MATLAB script simple data capture
    eval_string("collect_samples");
    counter := counter + 1;
  else
    -- execute MATLAB script
    eval_string("output_data_wr"); -- wykonanie „output_data_wr.m”
    -- process end...
    wait;
  end if;
end if;
-- run on every rising clock edge
wait until clk'event and clk = '1';
end process;


```

Plik **collect_samples.m**
`out_data_matrix(i,1) = signal_sample;`

Plik `output_data_wr.m`


```
fp = 44100;  
t = (0:1/fp:0.02);  
n = length(t);  
outputs(1,:) = out_data_matrix(1:n, 1);
```

```
% plot  
figure(2);  
plot(t,outputs,'red');  
xlabel('Czas [s]');  
ylabel('Amplituda');  
title('Sygnał wyjściowy');  
disp('Done!');
```




Interfejs AHDL ↔ SIMULINK

- **Direct link between Active-HDL and Simulink for bidirectional co-simulation and visualization through the Active-HDL Co-Sim block**
- **Instantiating VHDL entities, Verilog modules, or EDIF cells directly on a Simulink diagram by using HDL Black-Box blocks**
- **Generation of M-files describing HDL models**
- **Customization of HDL black-box parameters on a Simulink diagram**
- **Support of VHDL, Verilog, and EDIF netlists**
- **Support of VHDL generics and Verilog parameters**
- **Support of multiple HDL modules/entities or EDIF cells within one Simulink diagram**
- **Support of multiple synchronization signals (CLK/CE)**



Interfejs AHDL ↔ SIMULINK

- **Possibility for defining different values for a sampling period in Simulink and a clock period in Active-HDL**
- **Conversion of the MATLAB floating- and fixed-point types to HDL types**
- **Unlimited position of binary point**
- **Interactive debug in Active-HDL during co-simulation**
- **Support of simulation parameters (simulator switches) in Active-HDL Co-Sim block**
- **Generating testbench during co-simulation for stand-alone simulation runs**
- **Logging simulation data in the format of the Accelerated and Standard Waveform Viewer for visualization of ports and internal signals of an HDL model**
- **Full support of Xilinx System Generator including both data types compatibility and ISE project generation**



Projekt filtru AHDL ↔ MATLAB



get_samples: process

```

    variable array_id: integer;    -- nazwa tablicy
    variable ndims: integer;      -- wymiary tablicy
    variable elem: integer;       -- długość wektora
    variable sample: std_logic_vector(15 downto 0);
    variable dim_constr : TDims (1 to 2) := (1,1);
    variable memory : BUFOR;
  
```

begin

```

    eval_string("read_sound");    -- wykonanie read_sound.m
    array_id := ml2hdl("ARRAY");  -- pobranie macierzy
    ndims := get_num_dims(array_id); -- pobranie rozmiaru macierzy [1:1]
    elem := get_dim(array_id, 2); -- pobranie rozmiaru wektora
  
```

```

    for I in 1 to elem loop
      get_item( sample, array_id, dim_constr );
      dim_constr(2) := dim_constr(2) + 1;
      memory(I) := sample;
    end loop ;
  
```

-- ciąg dalszy kodu obok ----->

```

    rozmiar <= elem;
    pamiec_we <= memory;
    DataRead <= true;
    destroy_array(array_id);
    wait;
  end process;
  
```

Proces TB weryfikujący projekt

```
DSP: process (CLK, DataRead )
    variable J: integer := 1;
begin
    if DataRead = true and rst = '0' then
        CE <= '1';
        if CLK = '1' and CLK'event then
            x <= pamiec_we(J); -- zapis danych
            pamiec_wy(J) <= y; -- odczyt danych
            if J < rozmiar then
                J := J+1;
            else
                DataWrite <= true;
                -- flaga synchronizująca zapis
                -- do pliku danych wyjściowych
            end if;
        end if;
    else
        CE <= '0';
    end if;
end process;
```

Proces zapisujący dane


```
write_data: process(DataWrite)
  variable samples : BUFOR;
  variable out_array: integer;
  begin
    if DataWrite = true then
      for K in 1 to rozmiar loop
        samples(K) := pamiec_wy(K);
      end loop;
      out_array := create_array("out_samples", 2, (1,rozmiar) );
      for I in 1 to rozmiar loop
        put_item(samples(I), 0, out_array, (1,I));
      end loop;

      hdl2ml(out_array);
      eval_string("write_sound");

      destroy_array(out_array);
      ENDSIM <= true;
    end if;
  end process;
```

Plik `write_sound.m`

```
t = (0:1/fp:0.02);  
outputs(1,:) = out_samples;  
figure(2);  
plot(t, outputs, 'red');
```



Dziękuję za uwagę!

