



Kierunek EiT, SUM Systemy Wbudowane
Zawansowane Zagadnienia
Projektowania Systemów Cyfrowych

Wybrane zagadnienia weryfikacji. Testbench

- **Co to jest weryfikacja?**
- **Rodzaje weryfikacji**
- **HDL *Testbench***
- **AHDL TB & LINT & WAVES**



Accellera




Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry.

Through an ongoing partnership with the IEEE, standards and technical implementations developed by Accellera Systems Initiative are contributed to the IEEE for formal standardization and ongoing governance.


VHDL, SystemVerilog, SystemC, SDF, UVM, TLM, SCE-MI, OVL, PSL...

- ***Writing Testbenches: Functional Verification of HDL Models, 2nd edition***
- ***Writing Efficient Testbenches Xilinx XAPP199***
- ***VHDL Simulation Coding and Modeling Style Guide, Synopsis***
- <http://www.accellera.org/>
- <https://verificationacademy.com/>




Weryfikacja projektów

- Weryfikacja zajmuje 70% czasu realizacji projektu („critical path”)
- Zagadnieniami weryfikacji zajmuje się dwa razy więcej inżynierów niż wprowadzaniem projektu (oddzielne ekipy !)
- Kod *testbencha* stanowi do 80% całego projektu




Rosnąca złożoność projektów FPGA

- As technology has advanced to sub 0.1 microns, FPGA's now feature more SoC like functionality previously targeted at ASICs...




- Gate count capacity has increased
- More device features are available
- FPGA device complexity has increased

Weryfikacja projektów



Verification (general): The process of determining whether or not the products of a given phase in the life-cycle fulfill a set of established requirements.

Verification (or Functional Verification) is the process of checking if the logic design at given stage of development conforms to the design specification.




Transformacja to np.: kodowanie RTL, synteza, implementacja...

Weryfikacja wymaga wspólnego początku z transformacją.

Uwaga na czynnik ludzki, jeżeli ten sam projektant przeprowadza interpretację, kodowanie i weryfikację!


- Automatyzacja (pomysł OK, ale jak go zrealizować ?)
- Strategia atomizacji problemu: sprowadzenie ludzkich decyzji do elementarnych problemów
- Wprowadzenie redundancji: dwa konkurencyjne zespoły



1. Porównanie zgodności


- Porównanie dwóch list połączeń (*netlist*)
- Wykrycie ew. błędów narzędzia syntezy

Functional verification answers the question: “*did I build the right thing?*” as opposed to implementation verification, which answers the question “*did I build the thing right?*”




2. Sprawdzanie modelu

- Sprawdzenie zachowania się modelu w sytuacjach błędnych
- Problem: jak te sytuacje znaleźć? (automaty stanu, inne zachowanie się magistral itp.)



Weryfikacja a testowanie



Pomyłki	Błędy	Brak błędów
Zły Projekt		Typ II
Dobry Projekt	Typ I	




Basic goals of any comprehensive verification process:

- 1. It must verify that the design does everything it is supposed to do.**
- 2. It must verify that the design does not do anything it is not supposed to do.**
- 3. It must show when the first two goals have been met.**

Współczesne realia wymagają definiowania czasu realizacji poszczególnych etapów projektu (w tym czasu weryfikacji).

- 1. Odpowiednia i dokładna specyfikacja (kiedy koniec?)**
- 2. Plan pierwszego sukcesu (tylko najważniejsze funkcje)**
- 3. Definicja poziomu weryfikacji:
*unit-level, system-level, board-level***
- 4. Strategie weryfikacji:
*black-box, white-box, grey-box, losowa***
- 5. Identyfikacja weryfikowanych funkcji**
- 6. Priorytety: *must-have, should-have, nice-to-have***
- 7. Projektowanie „łatwo weryfikowalne” (*design for verification*), np.: elementy ładowalne, wprowadzanie modułów w tryb przezroczysty (*unit bypass*), punkty weryfikacji (*sample points*), *error injection mechanism* itp.**



What HDL design Language?

Verilog

VHDL

Mixed Verilog/VHDL

What HDL level?

Block (unit)

Device

System

What test visibility?

Black box

White box

Gray box

Type of test?

Directed

Random

Directed Random

What data level?

Vector or bit

Transaction

Data creation?

Manual

Random Generation (Pre-run)

Random Generation (On-the-fly)

Testbench checking?

Manual

Golden model

Self-checking (Post-run)

Self-checking (On-the-fly)

Assertion Checking

Are we done?

Code coverage

Functional coverage

Other Considerations?

Source Control

DUT Performance

Code Reuse

Regression Testing

Load Sharing

Simulation performance

Acceleration

Gate Level


What Documents?

- Hardware Requirements Specification*
- Commerical Bus/Component Specifications*
- Hardware Design Specification*
- Verification Environment Specification*
- Test Plan*
- ISO 9000 Process Flow*
- Error Logs*
- Status Reports*

What Lanaguage for Verification?

- Specman (HVL)*
- Vera (HVL)*
- System Verilog (UVM)*
- SystemC with SCV (SystemC Verification Library)*
- TestBuilder (C++)*
- Custom C++*
- Verilog*
- VHDL*


Weryfikacja funkcjonalna - pytania



- **Kontrola kolejnych wersji/rewizji**
- **Obsługa zdarzeń weryfikacji:**
 - wykryte błędy
 - wykryte błędy lub niespójności w specyfikacji
 - zagadnienia optymalizacji *area/speed*
 - nowe pomysły na kolejne warianty weryfikacji
- **Obsługa:**
 - rozmowa z inżynierem/-ami (w wielu małych firmach działa ☺)
wady – brak jasnej odpowiedzialności, brak historii
 - karteczka na biurko inżyniera
wady – czasami się odkleja... i spada na podłogę
+ brak priorytetyzacji zadań, brak historii
 - procedury (*ticket system*)
 - bazy danych

W każdej z metod czas przeznaczony na zgłoszenie błędu nie powinien być dłuższy niż sama korekta błędu!


Testbench – połączenie Process/Component




Rodzaje procesów testujących

- **Ad hoc**
Zbiór wektorów testowych do podstawowych testów funkcjonalnych.
- **Algorytmiczny**
Prosty algorytm generujący wymuszenia, np. pętla zwiększająca zmienną przez cały jej zakres do testowania dekodera lub ALU.
- **Plik wektorów**
Rozwiązanie strukturalne: proces czytający plik z wektorami do testowania.

NAJLEPIEJ: **Testbench automatycznie sprawdzający działanie i generujący wynik: Error albo OK !!!**



Testbench – przykłady elementarne



Zalecenie generalne – osobne procesy:

- obsługa danych
- zegar systemowy
- sterowanie asynchroniczne (reset)

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity counter_tb is
end counter_tb;

architecture TB_ARCHITECTURE of counter_tb is
-- Component declaration of the tested unit
component counter
port(
CLK: in STD_LOGIC;
DATA: in STD_LOGIC_VECTOR(3 downto 0);
RESET: in STD_LOGIC;
LOAD: in STD_LOGIC;
Q: out STD_LOGIC_VECTOR(3 downto 0) );
end component;
-- Stimulus signals - signals mapped to the input and inout ports of tested entity
signal CLK: STD_LOGIC;
signal DATA: STD_LOGIC_VECTOR(3 downto 0);
signal RESET: STD_LOGIC;
signal LOAD: STD_LOGIC;
-- Observed signals - signals mapped to the output ports of tested entity
signal Q : STD_LOGIC_VECTOR(3 downto 0);
-- User can put declaration here
shared variable END_SIM: boolean:=false;
constant CLK_PERIOD: time:= 30 ns;
constant RESET_LENGTH: time:= 50 ns;
```

TB część 2

```
begin
-- Unit Under Test port map
  UUT : counter
    port map
      (CLK => CLK,
       DATA => DATA,
       RESET => RESET,
       LOAD => LOAD,
       Q => Q );

-- User can put stimulus here
  CLK_GEN: process
  begin
    if END_SIM = false then
      CLK <= '0';
      wait for CLK_PERIOD/2;
      CLK <= '1';
      wait for CLK_PERIOD/2;
    else
      wait;
    end if;
  end process;
```

TB część 3

```
-- reset process
  RES: process
  begin
    RESET <= '0';
    wait for RESET_LENGTH;
    RESET <= '1';
    wait;
  end process;

-- stimulus process
  STIM: process
  begin
    DATA <= "0110";
    LOAD <= '0';
    wait for 350 ns;
    LOAD <= '1';
    wait for 50 ns;
    LOAD <= '0';
    wait for 100 ns;
    END_SIM := true;
    wait;
  end process;

end TB_ARCHITECTURE;
```

Testbench – warianty **wait**

```

-- Process with explicit "wait for time" statement
-- This is a testbench process
process
begin
  RESET <= '0';
  wait for 50 ns;
  RESET <= '1';
  wait for 50 ns;
  RESET <= '0';
  wait;
end process;

```

Szybciej symulowane są TB oparte
jedynie na behawioralnych
instrukcjach **wait for**

```

junk: process
begin
  CLK <= '0', '1' after 25 ns; -- not recommended
  wait for 50 ns;
end process;

```

```

-- Process with explicit "wait on or sensitivity list"
-- statement process
-- Synthesizable (non-testbench) process style
process
begin
  wait on WR;
  DATA <= BUS_DATA;
end process;

```

```

-- Process with explicit "wait until edge" statement
-- This is a synthesizable (non-testbench) sequential
process
begin
  wait until CLK = 1;
  B <= A;
end process;

```

```


-- Combination of "wait on, until, and or" statement
-- Synthesizable (non-testbench) process style
wait on IN1 until CLK = '0';

```

Kod TB jest bardzo wdzięcznym miejscem na modelowanie systemu instrukcjami behawioralnymi.

Przykład – „akcja potwierdzenia” (*handshake*):

- *when* $d_valid = 1$ & $ACK = 0$
- *when* $d_valid = 1$ & $ACK = 1$
- *when* $d_valid = 0$ & $ACK = 1$
- *when* $d_valid = 0$ & $ACK = 0$



Zalety podejścia behawioralnego:

- możliwość wykorzystania bogatego zbioru instrukcji HDL, (brak ograniczeń kodowania zgodnego z RTL, np.: używanie arcybutu sygnału `'event` dla wielu sygnałów, instrukcje `wait for` itp.)
- szybkość pisania kodu
- krótszy czas symulacji

Testbench – pole dla instrukcji behawioralnych

```
COMB: process (state, ACK)
begin
  next_state <= state;
  case state is
  ...
  when MAKE_REQ=>
    d_valid <= '1';
    if ACK = '1' then
      next_state <= RELEASE;
    end if;
  when RELEASE=>
    d_valid <= '0';
    if ACK = '0' then
      next_state <= ...;
    end if;
  ...
  endcase;
end;

SEQ: process (CLK)
begin
  if CLK'event and CLK = '1' then
    if RESET = '1' then
      state <= ....;
    else
      state <= next_state;
    .....
  end process SEQ;
```



```
process
begin
  ...
  d_valid <= '1';
  wait until ACK = '1';
  d_valid <= '0';
  wait until ACK = '0';
  ...
end process
```



Łatwo, szybko i przyjemnie...


```
-- Generacja podzielonego zegara  
-- głównego
```

```
Divider: process  
begin  
  clk50 <= '0';  
  clk100 <= '0';  
  clk200 <= '0';  
  loop -- forever  
    for j in 1 to 2 loop  
      for k in 1 to 2 loop  
        wait on clk;  
        clk200 <= not clk200;  
      end loop;  
      clk100 <= not clk100;  
    end loop;  
    clk50 <= not clk50;  
  end loop;  
end process divider;
```

```
-- W przypadku stosowania osobnych  
-- domen czasowych – osobne  
-- procesy generujące zegary
```

```
Clock_A : process  
begin  
  CLK_A <= '0';  
  wait for 200 ns;  
  CLK <= '1';  
  wait for 200 ns;  
end process;
```

```
Clock_B : process  
begin  
  CLK_B <= '0';  
  wait for 33 ns;  
  CLK_B <= '1';  
  wait for 33 ns;  
end process;
```

Redukcja wielokrotnych punktów wywołań

```
decode: process


procedure do_instr (instr: t, data: d) is
begin
  ...
end do_instr;

begin
case I1 is
  when "0000" => do_instr(STOP, data);
  when "0001" => do_instr(JMP, data);
  when "0010" => do_instr(CALL, data);
  ...
end case;
```

```
decode: process

procedure do_instr (instr: t, data: d) is
begin
  ...
end do_instr;

begin
case I1 is
  when "0000" => instr := STOP;
  when "0001" => instr := JMP;
  when "0010" => instr := CALL;
  ...
end case;
do_instr(instr, data);
```



Testbench – sterowanie sygnałów R/W

***Sygnaly dwukierunkowe
MUSZA być wprowadzone
w stan 'Z' w trakcie odczytu
od „strony” TB***

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;


entity bidir_infer is
port (
    DATA: inout STD_LOGIC_VECTOR(7 downto 0);
    READ_WRITE : in STD_LOGIC);
end bidir_infer ;

architecture XILINX of bidir_infer is
signal LATCH_IN : STD_LOGIC_VECTOR(7 downto 0);
signal LATCH_OUT : STD_LOGIC_VECTOR(7 downto 0);

begin
input: process(READ_WRITE, DATA)
begin
    if (READ_WRITE = '1') then
        LATCH_IN <= DATA;
    end if;
end process;


output: process(READ_WRITE, LATCH_OUT)
begin
    if (READ_WRITE = '0') then
        DATA <= LATCH_OUT;
    else
        DATA <= (others => 'Z');
    end if;
end process;
end XILINX;
```

Testbench – podejście strukturalne




- ***Bus Functional Models (BFMs) to control & monitor I/O transactions***
- ***Externally generated data and expected results***
- ***Concurrent, coordinated system process modeling***
- ***Internal transaction and bus monitors***


- **2005 version**
ADC: 800MSPS/8b FPGA: Virtex-II DSP: ADSP-2191
- **2011 version (DARPA)**
ADC: 2×500MSPS/12b FPGA: Virtex-6 DSP: ADSP-21469
- **2018 version**
ADC: 2×400MSPS/14b FPGA & DSP: Zynq 7Z020



Digital Receiver for EPR Spectrometer 2011 version



Testbench – przykład systemu Model odbiornika spektrometru EPR



Należą do nich typy `text` oraz `line`. Używane są do operacji wejścia i wyjścia podczas symulacji. Występują w deklaracji `file` wraz z funkcjami odczytu, zapisu i pomocniczymi.

STD library - TEXTIO Package:

`readline`, `read`, `writeline`, `write`

Przykład:

```
readline (F: in text; L: out line);  
read (L: inout line; ITEM: integer);
```

IEEE library – STD_LOGIC_TEXTIO Package:


`read`, `write`
`oread`, `owrite`
`hread`, `hwrite`

Wbudowane:

`endfile` (*filename*) , `endline` (*linename*)



Testbench – przykład systemu Procedura modelująca transfer na magistrali



Testbench – przykład systemu

Procedura modelująca transfer na magistrali

Parameter ^{1, 2}	Min	Max	Unit
<i>Switching Characteristics</i>			
t_{CSRS} Chip Select Asserted to \overline{RD} Asserted Delay	$0.5t_{HCLK}-3$		ns
t_{ARS} Address Valid to \overline{RD} Setup and Delay	$0.5t_{HCLK}-3$		ns
t_{RSCS} \overline{RD} Deasserted to Chip Select Deasserted Setup	$0.5t_{HCLK}-2$		ns
t_{RW} \overline{RD} Strobe Pulsewidth	$t_{HCLK}-2+W^3$		ns
t_{RSA} \overline{RD} Deasserted to Address Invalid Setup	$0.5t_{HCLK}-2$		ns
t_{RWR} \overline{RD} Deasserted to \overline{WR} , \overline{RD} Asserted	t_{HCLK}		
<i>Timing Requirements</i>			
t_{AKW} ACK Strobe Pulsewidth	t_{HCLK}		ns
t_{RDA} \overline{RD} Asserted to Data Access Setup		$t_{HCLK}-4+W^3$	ns
t_{ADA} Address Valid to Data Access Setup		$t_{HCLK}+W^3$	ns
t_{SDA} Chip Select Asserted to Data Access Setup		$t_{HCLK}+W^3$	ns
t_{SD} Data Valid to \overline{RD} Deasserted Setup	7		ns
t_{HRD} \overline{RD} Deasserted to Data Invalid Hold	0		ns
t_{DRSAK} ACK Delay from \overline{RD} Low	0		ns

Testbench – przykład systemu Procedura modelująca transfer na magistrali

```
procedure read_cycle (...) is
```

```

constant T_CSRS: TIME := H_clk_per/2 - 3ns;
constant T_ARS: TIME := H_clk_per/2 - 3ns;
constant T_RW: TIME := H_clk_per - 2ns + (WS * H_clk_per);
constant T_RSA: TIME := H_clk_per/2 - 2ns;


```

```
begin
```

```

ms3 <= '0';
addr <= address;
wait for T_ARS;
rd <= '0';
wait for T_RW;
rd <= '1';
data_read := data;
wait for T_RSA;
addr <= (others => 'Z');
ms3 <= '1';
end procedure read_cycle;

```



Parameter ^{1,2}	Min	Max	Unit
<i>Switching Characteristics</i>			
t _{CSRS}	0.5t _{HCLK} -3		ns
t _{ARS}	0.5t _{HCLK} -3		ns
t _{CSRS}	0.5t _{HCLK} -2		ns
t _{RW}	t _{HCLK} -2+W ³		ns
t _{RSR}	0.5t _{HCLK} -2		ns
t _{RWR}	t _{HCLK}		ns
<i>Timing Requirements</i>			
t _{AKW}	t _{HCLK}		ns
t _{RDA}		t _{HCLK} -4+W ³	ns
t _{ADA}		t _{HCLK} +W ³	ns
t _{SDA}		t _{HCLK} +W ³	ns
t _{SD}	7		ns
t _{HRD}	0		ns
t _{DRSACK}	0		ns



Testbench – przykład systemu Metajęzyk do modelowania transakcji na magistrali

adsp2191.txt ->

```
begin
```

```
...
```

```
  READ_CODE: process
```

```
  begin
```

```
  while not (endfile(transfers)) loop -- end file checking
    readline(transfers, IN_LINE);      -- read line of a file
    read(IN_LINE, code);               -- read in operation code
    hread(IN_LINE, address);           -- read in address
    hread(IN_LINE, data);              -- read in data
    code_array(i) := code;             -- put code in code table
    address_array(i) := address;       -- put address in address table
    data_wr_array(i) := data;         -- put data in data table
    i := i + 1;
  end loop;
```

```
N 0028 0000 #czekaj na inicjalizację
W 4011 0001 #uruchom DCM
R 4011 0001 #sprawdź DCM
W 4001 01FF #ustaw długość akwizycji
W 4002 00FF #ustaw liczbę akumulacji
W 4000 0001 #ustaw 'Run' @ OneShot
N 0035 0000 #czekaj n * 12.5ns
W 4003 0000 #kasuj 'Int'
W 4000 0000 #kasuj 'Run'
R 0000 0200 #czytaj bufor danych
```



Testbench – przykład systemu Wyniki symulacji w pliku raportów

```
....  
for index in 0 to max loop  
  decode: case code_array(index) is  
  when 'W' =>  
    ...  
    write_cycle(...); -- write cycle timing model  
    write(OUT_LINE, NOW, right, 12, ns); -- current simulation time  
    write(OUT_LINE, code_array(index), right); -- current code  
    write(OUT_LINE, address_array(index), right); -- current address  
    write(OUT_LINE, data_wr_array(index), right); -- current data  
    writeline(results,OUT_LINE);  
  when 'R' => ...  
....
```


simulation.txt ->

```
...  
6939 ns W 0100000000000000 0000000000000000  
6964 ns N  
6994.5 ns R 0000000000000000 0000000100000000  
7025 ns R 00000000000000001 0000000100100000  
7055.5 ns R 00000000000000010 0000000101000000  
7086 ns R 00000000000000011 0000000101100000  
...
```

ActiveHDL – wsparcie dla TB


- **Szablony TB**
 - generacja zegara
 - wymuszenia wartości sygnałów:
 - *Concurrent mode*
 - *Sequenced mode*
 - porównanie wyników
 - zapisywanie wyników
 - funkcje randomizacji
- **Waveform and Vector Exchange Specification WAVES (IEEE-STD-1029.1)**
- ***Code Coverage***
- ***Linting***

- **WAVES Testbench Diagram**



The WAVES-Based testbenches are based on concurrent procedures and processes. One procedure reads an external test vector file (*.vec) and produces both the input stimulus and output pattern vectors. The test vector file is based on a text format specified by the WAVES standard. In addition to the mentioned procedure, some stimuli signals can be generated by additional processes without reading the VEC file. Other procedures compare output signals of the UUT entity with the pattern vectors. After the testbench is executed, all detected discrepancies are reported to the console window and to a log file.


ActiveHDL: Code Coverage



- **Integrated into the Active-HDL simulation kernel.**
- **Can measure the effectiveness of testbenches so the most effective test can be run first. This helps to uncover bugs in the design verification process immediately during long regression tests.**

Provides the benefits to the designer:

- **The users can easily find sections of a model that have not been exercised by a testbench. It allows a modification of the testbench to cover all untested parts of the design.**
- **Helps to identify sections of the model executed very frequently. This allows the user to optimize the execution of the model during the simulation.**



ALINT is a highly optimized HDL design rule checker. ALINT includes a clear and informative set of violation messages, generated during linting with a direct cross-link to source code, for early bug detection, ensuring correct RTL code early in the design cycle.



HDL Linting Engine

Key Features

- Supports 200 VHDL and Verilog Design Rules
- Clock Domain Crossing (CDC) support
- Source code checks, design elaboration and synthesis emulation
- User Modified Design Rules
- Cross-Probing of error messages, Violation Viewer
- Configuration Management

LINT_5009 Reset signal '%s' is active high and low
Sample Code:

architecture tb of tb is
signal a, b : std_logic;
begin

```
process (reset)
begin
  if reset = '1' then
    a <= '0';
  end if;
end process;
```

```
process (reset)
begin
  if reset = '0' then
    b <= '0';
  end if;
end process;
```

end architecture tb;

LINT_3003: Memory '%s' is read and written at the same time

Sample Code:

```
process (clk, address, data, rw)
  type ramtype is array(natural range <>) of
    std_logic_vector(7 downto 0);
  variable ram : ramtype(15 downto 0);
begin
  if rising_edge(clk) then
    if rw = '1' then
      ram(address) := data;
    end if;
    data <= ram(address);
  end if;
end process;
```

LINT_3001
Incomplete sensitivity list
Sample Code:

```
process (clk)
begin
  if reset = '1' then
    sig <= '0';
  elsif rising_edge(clk) then
    sig <= not clk;
  end if;
end process;
```

Safety-Critical Design Assurance Guidelines

- RTCA/DO-254:
 - ◆ Design assurance guidelines for Airborne Electronic Hardware (AEH)
 - ◆ Accepted by the Federal Aviation Administration (FAA) in 2005
 - ◆ The goal of the standard is to ensure that AEH works reliably
 - ◆ Design Assurance Levels (DAL) A—E determine hardware design objectives
 - ◆ DO-254 projects have special requirements for tools and design flows




DO-254
When Safety is Critical

<http://www.do254.com>

DO-254 HW Design Life Cycle

- Design development activities and supporting processes:




- HDL Design fits in the following sections of DO-254 Life Cycle:
 - ◆ Creating HDL code (Section 5.3.2)
 - ◆ Defining coding standards/policies (Section 6-2.a)
 - ◆ Creating code artifacts and documentation (Section 10.3.2)
 - ◆ Tracing code to requirements (Section 6.2.1)
 - ◆ Managing code versions (Section 7.0)
 - ◆ Performing internal reviews and external audits (Section 6.3.3.2)

Performing Code Reviews and Audits


Section 6.3.3.2, Design Review: A design review is a method to determine that the design data and implementation satisfy the requirements. Design reviews should be performed as defined in the plan at multiple times during the hardware design life cycle. Examples are conceptual design, detail design and implementation reviews.

- Review session details (minutes, AIs) must be kept as a proof
- DO-254 project reviews:
 - ◆ SOI-1: examination of planning documents
 - ◆ SOI-2: design audit (after requirements, architecture, coding, and other internal reviews are done)


Project Hierarchy



Flow Diagrams



Documentation

	(C)ALDEC, Inc 2260 Corporate Circle Henderson, NV 89074
Created:	8/10/2011
Title:	flow
Revision:	1.0
Page:	1 / 1

Aldec DO-254 HDL Coding Standards

- Aldec DO-254 standard:
 - ◆ Based on the feedback from real customers *(DO-254 programs)*
 - ◆ Good foundation of guidelines for any design *(Not DAL A/B only)*
- Basic rule groups:
 1. Structure and portability *(Data types, naming, coding, statements...)*
 2. Downstream checks *(Racing, sensitivity lists, clocks & resets, bit widths...)*
 3. Error-prone patterns *(Subprograms, registers, interconnections, hazardous blocks...)*

Group #1: Structure & Portability

- Code structure and readability for efficient reuse, examples:
 - ♦ Declare one object per line and always add comments
 - ♦ Port description order should follow a pattern
 - ♦ Avoid using hard-coded numbers for characteristics that may change
 - ♦ Do not use similar identifiers even in different namespaces
 - ♦ Use VHDL data types properly
 - ♦ All objects declared in the code must be used
 - ♦ Global design parameters must be defined in a package
 - ♦ ...

Avoid using hard-coded numbers for characteristics that may change

Main message –

Hard-coded number(s) used in the process.

Detail message –

“00000000” should be parameterized.

```
1 process ( CLOCK, RESET, ENABLE )
begin
    if RESET='0' then
        FIBOUT <= "00000001";
        PREV_FIB <= "00000000";

    elsif falling_edge(CLOCK) and ENABLE='1' then
        PREV_FIB <= FIBOUT;

2 case (FIBOUT="00000000") and (PREV_FIB="00000000") is
    when true => FIBOUT <= "00000001";
    when others => FIBOUT <= FIBADD;
end case;
use
```


Group #2: Downstream Stages

- Problems that normally surface later in design flow, examples:
 - ◆ Do not use non-synthesizable subset of the HDL language
 - ◆ Do not use combinatorial feedbacks (*racing conditions*)
 - ◆ Avoid unreachable conditions (*code that will never be executed*)
 - ◆ Define all the necessary signals in sensitivity lists (*combinatorial process*)
 - ◆ Avoid internally generated clocks unless they are properly isolated
 - ◆ Gated clocks can be used only at a top level (*ASIC-specific*)
 - ◆ ...


Group #3: Error-Prone Patterns

- Design patterns that are prone to problems and errors, examples:
 - ◆ Empty blocks should not be used
 - ◆ Do not describe multiple independent conditions in a process
 - ◆ Avoid unconnected and misused ports
 - ◆ All referenced signals should have drivers
 - ◆ Avoid using hazardous synchronization schemes (*process-level*)
 - ◆ Do not locate logic between asynchronous clock domains (*metastable conditions*)
 - ◆ ...

Defining HDL Coding Standards

Order 8110-105, Section 6-2.a, Verification Process: We must expect that, if they use an HDL, applicants define the coding standards for this language consistent with the system safety objectives, and establish conformance to those guidelines by HDL code reviews.


- HDL code must adhere coding standards defined by team
- Standards could be based on:
 - ◆ Industry standards (e.g. STARC, RMM)
 - ◆ Standards supplied by a vendor
 - ◆ In-house company standards



Checking HDL Coding Standards

Hardware Design Processes, Order 8110-105, Section 6-2.a: We must expect that, if they use an HDL, applicants define the coding standards for this language consistent with the system safety objectives, and establish conformance to those guidelines by HDL code reviews.

- Manual vs. automatic reviews:



DO-254/CTS (Compliance Tool Set)




Figure 4: DO-254/CTS Methodology

Ciąg dalszy
nastąpi...

